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EDITORIAL
These proceedings contain research papers contributed by the 1997 Senior
Microelectronic Engineering Students of the Rochester Institute of Technology. The
papers were presented at the 15th Annual Microelectronic Engineering Conference
held at IUT on May 12 through 14, 1997. The BS degree students of Microelectronic
Engineering in their fifth year take a four credit hour required course, EMCR 660
entitled Seminar/Research. The course consists of a submission of an individual
research proposal related to the field of semiconductor devices, carrying out the
proposed project, and presenting it at the annual Microelectronic Engineering
Conference held at RIT.
The class of 1997 presented impressive research projects on various topics ranging
from device design, simulation to process technology, and advanced
microlithography.
I congratulate the students for their valuable contributions to the 15th1 Annual
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Abstract - TMA WorkBench software is used to
interface with Suprem4 process simulator and Medici
electrical test software in order to set up, run and
analyze Design of Experiments for process simulation.
A method for simulation tuning was found, and an
example experiment was run and analyzed.
Comparison to a fabricated experiment was planned
in order to provide feedback for simulation tuning
and to verify a simulated approach to process
experimenting. Least squares analysis was used to
find response function coefficients, as well as to plot
factor-response contour maps.
Therefore, this project is to qualii~’ this program for
general use by RIT classes, and to verify simulated
results against an actual fabricated experiment.
Figure 1: WorkBench simulation management
I. INTRODUCTION
Process simulators are vety effective tools for
gaining process knowledge while minimizing time and
resources. However, simulated results are of limited use
unless the simulation has been tuned to a base process.
This requirement of feedback is an important part of
accurate simulated experiments.
Suprem4 is commonly used for process
simulation and Medici is used for device electrical
performance simulation. These two programs can
provide accurate two-dimensional models of real devices.
However, they are not properly equipped for running
multi-level experiments. This can be done, but it is very
cumbersome, since multiple input decks must be
individually nm for each split. Once the process
simulation is complete, Medici must then be run for each
of these splits. In addition, to do any complex statistical
analysis additional software is also necessaiy. This
makes an experiment time consuming and awkward to
manage.
The TMA WorkBench software is a very useful
for preparing, running and analyzing experiments. This
software seamlessly interfaces with Suprem4 and Medici
input decks in order to manage all of the process splits.
In addition, WorkBench contains statistical analysis tools
needed to make sense of experimental data (see Figure
1). This software has not yet been used at RIT.
Results from a simulated experiment are of little
use unless they will correlate well with an actual
experiment. Thus, a method of feedback is required in
order to tune a simulation to process specifications.
An example experiment was then chosen to be
used with this software. The experimental structure was
chosen for its process simplicity. This device is a N+
doped region in P type wafers, with aluminum contacts
on both ends. It can be tested as a resistor between the
contacts, in order to get values of sheet resistance. Or, it
can be tested with the through the junction, in order to
get diode parameters such as VBD, I~ and n.
This experiment could then be run in both
simulation and actual fabrication. This would be done in
order to properly tune the simulation and to verify final
experimental results.
II. THEORY
A method for running and comparing the two
simultaneous experiments was developed. First, the
process center point (or, base process) was simulated. An
identical process was then fabricated and tested. The
resulting feedback knowledge from the fabricated device
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tuning, if these two approaches yield similar results, then
results from a full experiment should also correlate.
Once tuning is complete, the full experiment is
both simulated and fabricated. Analysis of the two
experiments should produce similar results. If this is so,
then the validity of a simulation approach using this
software should be confinned (see Figure 2). Otherwise,
other tuning methods should be explored, and simulation
results should be held suspect.
III. EXPERIMENT
An example test structure was developed for the
project (see Figure 3). This structure was chosen for its
processing simplicity and ability to yield responses, and
not for any practical application. It is a P+ region doped
into an N substrate, with two aluminum contacts for
testing. In addition, it has a heavily N-doped back
surface so that the backside can be used as an additional
contact.
Figure 4: test device process
Initially, the device was planned to be an N-
region doped into a P-wafer. However, previous
experiments have shown that charges in the insulating
oxide are frequently sufficient to invert the field regions.
which would cause all devices to be shorted together.
By electrically testing between the two contacts.
resistor characteristics can be found. Or, by shorting
these contacts together, and using the backside as another
contact, the device can be tested through the junction as a
diode.
An experiment was set up with three 3-level
factors and four responses. This results in nine
combinations. Two center points were added so that a
measure of variance could be determined. Therefore, a
total of 11 runs was decided upon.
Implant dose was chosen as the first factor.
Settings were varied from 1E13 to 1E15 ions/cm2 of
boron. Implant drive-in time was selected as the second
factor. It was varied from 20 to 40 minutes. The third




Figure 3: test device
1. grow protective oxide - 11000 C, 30mm, H20
2. coat resist
3. etch backside oxide in BHF - 5mm
4. spin dopant onto backside
5. diffuse in dopant - 10000 C, 30mm, N2
6. etch in BHF to strip all oxide - 5mm
7. RCA clean
8. grow screen oxide - 10000 C. 30mm. 02
* 9. pattern window for implant
# 10. perform implant - Bi 1, 1E14, 6OKeV
# 11. drive in implant - 11000 C. 30mm, N2
* 12. pattern contact cuts
13. etch in BHF to open contact cuts - 2mm
14. deposit aluminum
* 15. pattern aluminum
16. etch aluminum - form contacts
* indicates photolithography step
* indicates process split
analyze
DOE
Figure 2: project flow
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The response variables chosen were resistor and
diode characteristics. Sheet resistance (Rs) was selected
as the first response. Also, diode breakdown voltage
(VBD) was explored, as well as the diode reverse current
(Ia) and the diode idealily factor (n). These parameters
can be simulated using Medici, and can be extracted from
actual devices using the HP4 145 test equipment.
Due to time constraints and software
unavailability, an abbreviated experiment was run
instead. This experiment explored only the implant and
drive-in factor, and used a device size held constant at 6
microns. Response variables of only junction depth (Xj)
and sheet resistance were instead explored.
IV. PROCESS
The base structure (or, the experiment center
point) was first simulated in order to focus in on a
reasonable device. This including ensuring that the resist
could block the implant in field areas, and targeting the
junction depth at roughly one micron in the active area.
The base structure was then fabricated in the
PIT fab, followed by electrical testing. Tuning can be
done by adjusting simulation deck specifics such as the
mnonty carrier lifetime and the simulation cross section
grid density.
A constant grid density was selected, and a grid
factor was used to adjust accuracy. This grid factor,
which is a whole number larger than 1, is used to
multiply the number of grid points used during
simulation. Grid points are the device “resolution” used
by Suprem4 and Medici. A higher density will yield
more accuracy, but will take longer to run. Thus, a
balance had to be reached. A grid factor of 4 was
selected as being sufficiently accurate without leading to
long run times.
Once tuning of the base process was complete,
the entire ex-periment was nm.
V. RESULTS AND ANALYSIS
Since Suprem4 and Medici model only two
dimensional devices, resulting current values were
extracted as Amps/micron, where a value of current can
be estimated be multiplying by a device width value.
Thus, extracted values of resistance were in the form of
ohm-microns. However, values of sheet resistance were
desired, which comes in the form of ohms/square, or
equivalently the resistance of a square device of any size.
Since this device is 6 microns long, values of ohm-
microns were multiplied by a device width of 6 microns
in order to find an equivalent square device. See Figure
5 for a table of results.
dose drive-in (mm) Xj (urn) Rs ~e /~)
1.OOE+13 20 0.597 261
30 0.662 256
40 0.724 255
1.OOE+14 20 0.855 80.3
30 0.956 80.3
40 1.069 75.8
1.OOE+15 20 1.133 10.9
30 1.272 10.4
40 1.417 10.1
Figure 5: experiment results
Once the experiment was run, the WorkBench
analysis software was used to analyze the results. Least
squares analysis was used to determine the following
response functions:
Rs = 78.8 - 123 .4(Q) - 1.88(D) + 1.30(Q)(D) + 55.1(Q2)
Xj = 0.958 + 0.307(Q) + 0.104(D) + 0.039(Q)(D) +
0.007(Q2)
where Q is the Log of implant dose, and D is the drive-in
time. A response map was then created for these factors
and responses. This can be seen in Figure 6. X
represents the junction depth (Xj) and R is the sheet
resistance (Ps). R-square values, a measure of model fit,
came out to be 0.999 for both responses. This was
expected, as a software approach naturally has very little
variability relative to an actual fabricated experiment.
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Figure 6: response contour map
VI. CONCLUSION
Use of TMA WorkBench for the design.
management and analysis of an experiment was
explored. A method of incorporating feedback for the
tuning of the simulated device was developed, as well as
a framework for comparing final experimental results
between simulated and fabricated devices. A complete
test device was designed from the ground up, including
detailed process steps. This device was then used for an
example experiment in order to demonstrate the power of
this software.
Due to time constraints, an abbreviated experiment was
simulated. Results from this ex-periment were analyzed
by the WorkBench analysis software, yielding response
functions and contour maps.
References:
[1] Bipolar Junction Transistor Optimization in TMA
WorkBench, TMA Times, Spring 1997.
40
30




S S -4 5_ —S —
S S -‘ _5_ ~S~~
S S~ 5- -
5. S —S —
5 5- 5.
S. * S.’
‘S S~ -~ _‘_5
240220”2~00 180 160 ‘140 120 100’ss_80 60 “_‘—~ 40 ‘-_20
IS..,. ~-‘. ‘-1.1
1 .. -i--S. J ••‘*.. . IL \
LogDose
14.4 14.6 14.8 15.0




Rochester Institute of Technology
Rochester, NY 14623
Abstract- While applications for diodes
operating under forward bias have been researched
extensively, the useful application in reverse bias
mode is relatively unexplored. Resistance modulation
in avalanche mode offers new possibility for
utilization. The purpose of this experiment is to
characterize a diode utilizing a differential negative
resistance (DNR) scheme showing a decrease in
current with an increase in voltage.
I. INTRODUCTION
A pinched diode consists of a p+n+ junction inparall l with and bounded n its circumference by a
less heavil3 doped pn junction. As the reverse bias is
applied to both junctions, the space charge region of the
more lightly doped junction widens, constricting the
current cariying breakdown region of the p+n+ diode.
The space charge region is the region on either side of
the metallurgical junction in which there is a net charge
density due to ionized donors in the n-region and ionized
acceptors in the p-regio&.
The pinched diode fabricated in this study has two
metallurgical junctions, a p+n+ junction that is heavily
doped and a pn junction that is lightly doped on both
sides of the metallurgical junction. The heavil3 doped p+
layer is built on top of the n+ layer, overlaying two
concentric lightly doped p-regions, with all three layers
concatenating to a lightly doped n-substrate. The cross
section and top view of this structure are shown in Figure
Ia and lb. respectively.
where p+ is aligned
II. THEORY
When a reverse-bias voltage is applied to the
structure shown in Figure 1, the heavily doped p+n+
junction begins to breakdown and the reverse bias
current is generated. As the reverse-bias voltage is
increased the space charge region of the pn junction
will extend resulting in a decreased current. A situation
may reach when the space charge regions will merge
causing a pinch off as illustrated in Figure 2(a,b).
VB2 of
If the electric field in the pinch off region reduces
below the critical field for the p+n+ junction (Fig.3). the
avalanche current will ideally drop to zero. Further
increase in reverse voltage will eventually approach the
breakdown voltage of the pn junction and the current will
rise suddenly. It is noticed that between the two
breakdown voltages, there may be a differential negative
resistance regime if the device design is optimized as




VB 1 of heavily doped
lightly doped
Figure la: cross section Figure ib: top view
on top ofp and n+
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Figure 3: Critical electric field at breakdown in a one-
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The breakdown voltage in an asymmetric diode is
primarily controlled by doping of the lightly doped
region.’ The avalanche breakdown process occurs when
electrons and/or holes, moving across the space charge
region, acquire sufficient energy from the electric field to
create electron-hole pairs by colliding with atomic
electrons in the space charge region.’ From TMA
SUPREM simulation tool, with chosen implant dose and
energ3, surface and junction doping concentration have
been simulated. Breakdown voltage can be determined
using equation 1.
III. DESIGN AN D SIMULATION
For the lightly doped region, the junction
concentration is at 1e15 cm-3 which has a breakdown
voltage at 300 volts. For the heavily doped region, the
junction concentration is lEl7 cm-3 which has a
breakdown voltage at 14 volts. See Figure 5a and 5b.
Figure 6: Mask Layout.
IV. EXPERIMENTAL PROCEDURE
1. RCA Clean.
2. Growth Masking Oxide (5000 A),
48 minutes, WetO2, 1100°C.
3. Coat Photoresist.
4. Etch oxide on back (5 minutes).
5. Strip Photoresist on front.
6. Deposit Spin on Dopant N250 on back for good
contact.
7. Diffusion Drive-in
15 minutes in N2 1050°C
15 minutes in 02 1050°C.
Etch all the Oxide.
1. RCA Clean.
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The mask is designed such that the diodes are
cylindrical and are isolated from each others. Twent)
different sizes of diodes have been designed on the same
mask to look for pinch off condition. Figure 6 shows the
top view of the mask layout.
VB .~s~.cnt
2qNB
Where NB is the semiconductor doping in
doping region of the one sided junction. The
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48 minutes, WetO2, 1100°C.
12. Level 1 Photo - Mask 1 - p-well.
13. Etch oxide (5 minutes).
14. Implant p-type (80KeV, Bi 1, 1E14).
15. Strip Photoresist.
16. RCA Clean.
17. P Implant Anneal
6 hr. in N2 1100°C
30 hr. in DryO2 1100°C.
18. Etch oxide (5 minutes).
19. RCA Clean.
20. Growth oxide (3000A)
18 minutes in WetO2, 1100°C.
21. Level 2 Photo - Mask 2 - N+
22. Etch oxide
23. ImplantN+
(100KeV, P31, varied dose from
8E14, 9E14, 1E15, 2E15).
24. Strip Photoresist.
25. RCA Clean
26. N+ Implant Anneal (60 minutes in N2 1100°C)
27. Level 3 Photo - Mask 2 -
28. Implant P+ (5OKeV, BF2, 2.3E15).
29. RCA Clean
30. P+Anneal
45 minutes in N2 1100°C
30 minutes in 02 1100°C.




35. Deposit Aluminum (6000 A).
36. Level 5 Photo - Mask 4 - Metal one.
37. Aluminum Etch (2 minutes).
38. Strip Photoresist
39. Sinter (25 minutes in H2N2 450°C)
40. Test.
V. RESULTS AND DISCUSSION
The fabricated diodes show different breakdown
voltages in different regions. When n+-channel is too
narrow, the diode is in cutoff mode, and the p+n+ diode
breakdown is not observed before the pn diode breaks
down at 300 volts. Figure 7 shows the reverse I-V
characteristics of diode number 10
Figure 7. I-Va characteristics of diode number 10.
As the diode geometry gets wider, two distinct
breakdowns at 12 V (VBI) and at 300 V (VB2), can be
observed corresponding to the breakdown voltages of the
two parallel diodes. Figure 8 shows the reverse I-V
characteristics of the diode number 30 ( ?). A current
saturation and not current cut-off regime is obtained






For diode geometries in between these two extremes.
for instance, diode number 16, the 1-VR curve shows a
‘kink’ and not a cut-off at 14 V ( 2V beyond VBI ). See
Figure 9.






















Figure 9. I-VR characteristics of diode number 16.
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The diode has not completely shown the sign of
pinch off perhaps due to the effect of the junction depth
of the pnjunction. If the pn junction is not deep enough,
the space charge region will merge closer to the p+n+
region sustaining the critical electric field causing a
continuous current flow as observed. If the pn junction is
deep enough to allow pinch off further away (z~L from
Figure 2b is increased), the field may drop below the
critical field which may result in a cut-off. Extensive 2-
D modeling is required to determine the appropriate
design.
VI. CONCLUSION
A new structure referred to as ‘Pinched diode’
has been proposed. The pinched diodes with different
geometries have been designed and fabricated.
Absolute pinch off has not been observed. However, a
current saturation regime is observed. Further work is
required in diode modeling , design and simulation.
VII. ACKNOWLEDGES
The author would like to thank Dr. Michael
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The IRIS Project:
CCD’s, Image Recognition, and All That Jazz
Abram M. Detofsky
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract— The Identity Recognition and
Imaging System (IRIS) Project was initiated to explore
the fabrication and integration of a CCD imaging array
into a complete image recognition system. Such a system
has now been realized in part, and consists of an surface-
channel 64-by-64 pixel CCD array, external driver
circuitry, data acquisition board, and a Win95-based PC
running a custom pattern recognition software package
called TALON1r.
I. INTRODUCTION
Acharge-coupled device (CCD) is quite simply a seriesof overlap ing MOS capacitors which can be bi sed in
sequence to transport charge packets through the
semiconductor bulk. A surface-channel CCD transports
minority carriers through a potential minimum located at the
oxide-silicon interface. A buried-channel CCD (BCCD)
differs from a surface channel CCD (SCCD) in that it
transports majority carriers through the substrate at a
potential minimum.
Image recognition using a CCD involves creating
the driver interface circuitry and integrating it with pattern
analysis software or firmware which performs the
classification. The driver circuitry must be robust enough to
provide significant current to overcome the high coupling
capacitances seen at the CCD gates. Additionally, it must be
able to read-out all of the cells in a time-frame small enough
such that significant signal degradation does not occur. The
pattern analysis software used must have a high level of
noise immunity, and be capable of generalization over a
broad range of light levels and object orientations.
II. CCD LAyour AND PROCESS DEvELoP~NT
Several attempts have been made to make working
CCD’s at RIT in the past. These have yielded limited
success due to a variety of process, design and time
constraint issues [1] [2] [3].
It was decided that this project would part from
former efforts and create a new chip design and fabrication
process. Figure 1 is the completed CCD design which
consists of a 64-by-64 pixel CCD imaging array, two linear
arrays, and various test structures. The clocking
arrangement chosen consists of three overlapping phases.
The maskset layout which was designed by George Lungu
consists of six levels aligned on a single quartz plate. A
defect was noted in the mask design in that all of the metal
pads along one side of the die were cropped too closely and
Figure 1. A schematic of the CCD chip design layout.
became shorted together. This can be solved in the short-
term by slicing the aluminum pads free with a sharp
modeling knife and a steady hand. Two polyl and poly2
bridging defects were found in the final mask as well due to
undeveloped photoresist protecting the chrome during
etching. It is quite possible that the shorted poly gates can
be “blown” like fuses commonly used in PLA’s.
The developed process consists of 54 steps which
includes RIT’s established LOCOS sequence for channel
stop isolation. The starting substrate is a p-type <100>
oriented wafer. Unlike the surface-channel CCD wafers,
buried channel devices receive a blanket n- phosphorus
channel implant before LOCOS channel-stop formation.
Following LOCOS, Goxi is grown and 200nm of polyl is
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remove the exposed gate oxide and a new gate oxide is
grown. 200nm of poly2 is deposited, doped and patterned
and a wet etch is done to clear the source drain regions. A
blanket n+ self-aligned source drain implant is now
performed. The p+ contacts to the substrate are then
patterned, etched, and implanted with boron. 400nm of
LTO is now CVD deposited on the wafers and contact cuts
are patterned and etched. Finally, aluminum is deposited,
patterned, and sintered, completing the design.
The process was created and modeled with TMA
SUPREM4 and MEDICI. Process monitoring was
accomplished by using several control wafers and device
wafer test sites. No major process deviations from target
values were observed.
Final wafer cross-sections were performed using
an Hitachi SEM to inspect for defects in thin film integrity.
LTO deposition was observed to be of a grainy consistency,
but no pinholes were observed. The thin polysilicon films
contained some voids, but were conformal over the
active field transitions and were without cracks. Some gate
oxide thinning at the edges suggests that remnants of the
LOCOS nitride “white ribbon” remained despite the Kooi
sacrificial oxide sequence.
III. CCD DEVICE PERFORMANCE
Capacitive-breakdown tests of test structures
created just after LOCOS revealed a critical field of 13
MV cm2 for 5Onm oxides and 9 MV cm2 for lOOnm oxides.
Breakdown stress tests between adjacent phases in the CCD
ID
A)
The buried-channel transistor devices were shown
to be very leaky with an off-state current in the high
nanoamp range. This is most likely due to the channel
junction being too deep, making it difficult for gate action to
adequately turn-off the devices. Moving the blanket channel
implant to just after LOCOS would have solved this
problem.
The surface-channel transistors, however,
performed adequately. Figure 2 illustrates a typical Id
versus Vgs curve. The off-state leakage current was a
respectable I OpA, and the on-state drive current at OV Vgs
(these are depletion-mode devices) was 8OuA. Interestingly,
the threshold voltage differed significantly between polyl
and poly2. The Vt of poly2 was -2.5V and polyl was -4.Ov.
Gate oxide thickness variation can only account for a small
percentage of the Vt difference observed. A plausible
theory is that excess dopants diffused through the gate oxide
from polyl, shifting the Vt of the cell in the negative
direction. A contamination experiment was performed to
verify this, and revealed that dopants were indeed migrating
to the substrate in significant numbers. The surface
concentration of arsenic and phosphorus contaminates
(using SUPREM4 analysis and empirical results) was
calculated to be about 1e15 cm3. This concentration is
nearly enough to counterdope the background concentration
of the wafers. A solution to diminish the effects of this
dopant migration in the future might be to either increase the
polysilicon thickness, decrease its dopant predeposition
time, and/or perform a low-level boron blanket Vt adjust
implant before processing SCCD wafers.
Although the SCCD transistors performed
adequately, charge transfer in the linear or area arrays has
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Figure 2. A typical SCCD Id Versus Vgs Curve
array revealed a significantly less 4 MV cm2 breakdown
strength. The difference is probably due to the electrically
weaker and uneven surfaces where polyl and poly2 overlap.
Sharp points provide local regions where electric field
intensity is higher than over planar regions.
IV. Tii~ CCD DIuvER AND CoNfl~oL Cmcurnw
Testing the CCD array is somewhat of an art form.
Not only is one concerned with the creation of a three-phase
overlapping clock signal driver with strong buffers at the
outputs, but that detecting of a valid output signal from the
array is distorted with electrical noise. There were two
driver circuit configurations constructed for this project.
The first circuit contained op-amp switches which were
driven by a PC through a data acquisition board created by
Ontrak Control Systems, the ADRIOI. Waveforms were
created in the Qbasic or C++ languages and sent to the board
via a serial connection. This format was good in that it
allowed for the greatest amount of development flexibility
and an ultimately reduced development time.
Unfortunately, this arrangement was rather slow, having a
minimum pulse width of lOms, for a maximum frequency of
50 Hz. This restriction is imposed by the serial connection
bottleneck, not the microprocessor speed. The input signal
fed op-amps in a schmitt-trigger arrangement which served
to toggle between two voltage rails, OV and -1OV. This
10
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output driver operates adequately up to a maximum
frequency of 10 kHz.
To overcome the 50 Hz speed barrier, a new circuit
was built for testing purposes which consisted of an
oscillator, a counter, TTL logic circuitry to generate the
three phases, and a high-speed TTL output buffer to toggle
between the voltage rails. This circuit operates up to
frequencies of 200 kHz with a tolerable level of output
distortion.
V. IMAGE REC0GNmON wrru TALONir
Aside from the creation of a working CCD, part
two of the IRIS project has been to explore the use of CCD’s
in conjunction with “intelligent” pattern recognition models.
One such model that that was chosen for this project is
called the holographic neural method. [4] A software
package called TALONir was written in the “C” language
which successfully implemented the holographic learning
and recall algorithms.
The holographic neural method operates on the
principle that stimulus response pairs can be directly
mapped onto a correlation matrix composed of complex
numbers. Analog information is represented internally as
having both a magnitude (confidence level) and a phase
orientation. A linear or gaussian transformation of
unbounded real data to bounded complex values before
processing makes this internal structure possible. The
Figure 3. Recall of a sine function.
learning of new patterns involves “enfolding” these complex
stimulus response pairs directly over previously learned
patterns with a method of vector multiplication. This design
exhibits rapid learning with a strong propensity for dense
pattern storage and functional generalization of highly non
linear relationships.
Three separate tests were performed to validate
TALONir as a recognition instrument. The first test done
was to teach the network a basic sine wave function and
have it regurgitate the proper response. Figure 3 illustrates
the recall of this simple sine function. TALONir can be seen
to model this sine wave quite well. The second test
performed was to teach the network empirical data gathered
from a resist characterization experiment and have it find the
main effect variables and higher-order interactions.
TALONir was able to identify these causal relationships
equally as well as ANOVA analysis done in parallel. The
last test done was to teach the network the alphabet using a
two-dimensional binary mask of 25 pixels and measure its
recall error as a function of stimulus noise. TALONir was
shown to have a noise immunity of up to 25°o.
TALON1r has since been augmented with the
capability to do basic image processing operations which
clean up a noisy image field and further simplify the data
being input to the network. These additions should be able
to keep noise levels to below the 25° o threshold.
VI. CONCLUSIONS AND FuTuit~ Woiti~
The components for a complete image recognition
system were created and demonstrated. Pattern analysis
with TALONir has shown to perform well with small and
medium-sized datasets. This suggests that larger dataset
analysis such as complex image fields is well within reach.
Although SCCD transistors performed adequately,
electrically-injected charge transfer was not conclusively
demonstrated. It is suspected that the sensing circuitry used
contains a great deal of noise which makes extracting a valid
signal exceedingly difficult. Other avenues for noise
suppression such as cooling the wafer to reduce phonon
interaction should be investigated before any major process
or design changes be implemented.
REFERENCES
[11 S. Cohen. “Fabrication of a Three-Phase Double Poly silicon Charge
Coupled Device.~ RIT Journal ofMicroelectronic Research 1996
[2] S. Kipperman. “Design and Fabrication of a CCD for Image Sensing.~’
RIT Senior Project.
[31 M. McGranaghan. “Polysilicon Gate Charge Coupled Device
Fabrication.’~ RIT Senior Project 1993.
[4] J. Sutherland. “The Holographic Neural Method.” in B. Soucek. ed..
Fuzzy Holographic and Parallel Intelligence. Wiley 1992. pp.7-92
[5] R. Berry. ~‘The CCD camera cookbook ho~ to build your o’.~n CCD
camera.” Willmann-BeIl. Inc.. 1994
Abram Detofsky received his BS in Microelectronics
from the Rochester Institute of Technology in 1997.
Past work experiences include several design.
reliability, and high-volume manufacturing internships
with intel Corporation. His pioneering work with
reliability monitoring earned him Intel’s Q4 1995
CMD Divisional Recognition Award. His
multidisciplinary research interests include device physics. process
integration, artificial intelligence, and brewing the perfect cup of coffee.
He is curren1l~ pursuing an advanced degree in optical computing at the
University of Arizona and hopes to be a driving force in semiconductor
research and development in the very near future




Senior Microelectronic Engineering Student
Rochester Institute of Technology
Rochester, New York 14623
Abstract - With the increased usage of micro-
electromechanical devices (MEMs) today, the use and
design of systems to control and monitor such devices
has become increasingly important. In interests of
simplifying packaging and increasing yield, the
possibility of putting such control and monitoring
systems on chip with the micro-electromechanical
machines is suggested as an elegant solution.
Simplified scaling of the micro-electromechanical
machine/circuit system as one can also be a benefit of
this integrated process.
This project integrates a basic n+ poly gate
PMOS process with the additional steps necessary to
create simple suspended polysilicon beam micro-
machines. These beams can be used as
accelerometers. The circuitry integrated into the
design is used to measure capacitance in the Femto
farad range, and can be applicable to nearly any
micro-machine that utilizes changes in capacitance for
operation. While off-chip electronics are still
necessary for this design to function completely, the
completed process demonstrates the feasibility of a
more complex version of the system for future
fabrication.
A layout was designed and a specialized
photomask was made to test the circuitry. This layout
contains a multipurpose micro-electromechanical
structure, as well as a structure specifically designed
as an accelerometer. Implementation of the
fabrication process occurred in the clean room at
Rochester Institute of Technology.
The multipurpose structure utilized in the
design can be used to test various basic properties of
the polysilicon beams, including beam resonance
frequency and changes in beam resistance and
capacitance as a result of applied mechanical and
electrostatic stresses to the beam.
I. iNTRODUCTION
A MEM is a device that is built using processing
techniques used in the microelectronics industry. They
are usually divided into two types. Bulk MEMs
machines are built with processes that utilize the
substrate to form some part of the device, and thin film
types, with devices built on top of the substrate. Both
types of niicromachines are rather large when compared
to current microprocessor dimensions.
Micromachines can perform many functions.
either acting alone or as part of a system. A few specific
examples are sensors, such as accelerometers for airbags,
pressure sensors for vacuum systems, or actual moving
machines, such as springs, actuators for tiny valves, or
tiny electric motors.
The one thing common to all MEMs is that the3
all need supporting circuitry to control them, or in the
case of sensors, utilize their output. When designing and
fabricating these devices, a choice has to be made
whether to put the supporting circuitry on chip with the
MEM device, or off chip. Integration of the electronics
with the MEM device is an elegant solution that
simplifies packaging and can make scaling the devices to
move on to the next generation easier.
There are tradeoffs, however. The processing of
such a design is more complex than either a standard
MEM process or MOS process. It can also be tougher to
upgrade the electronics or the MEM separately, as they
were designed as a system and completely new products
would have to be fabricated.
The goal of this project is to integrate a PMOS
transistor fabrication process with a MEM fabrication
process. This involved the design of a photomask,
planning and implementation of the process, fabrication
of the device and testing of the circuitry
electromechanical device with supporting on-chip
electronics. The MEM device chosen for fabrication was
a polysilicon beam. This beam can act as both a
electrostatic actuator and accelerometer. The PMOS
integrated circuit layout was intended to detect small
changes in capacitance that would occur when the beam
moves.
II. THEORY
A suspended beam type MEM was chosen as the
basis of the MEM structure. This was done for its
relative simplicity. A PMOS transistor based integrated
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circuit would be incorporated into the MEM fabrication
process to complete the test structure.
The MEMs structure, a simple suspended
polysilicon beam, is shown in Figure 1. This figure also
shows one of the PMOS transistors, as well as an
electrostatic pad. The beam can be manipulated either by
mechanical means, such as pushing on it with a probe, or







Figure 1: Example Cross Section of Test Structure
The beam can also be manipulated by
electrostatic force, by charging and discharging the beam
and its surroundings, such that it either is repelled or
attracted from or two those surroundings, respectively.
Often, as shown in Figure 1, the beam is used as
the top plate of a capacitor. Therefore, when it moves,
the capacitance of the system will change proportionally
to the displacement of the beam.
The relationship between the force to move the






F = Force applied to beam (newtons)
E = Young’s Modulus (1 .9e1 1 newtons/meters2 for Si)
b = Width of beam (meters)
h = Height of beam (meters)
L = Length of beam (meters)
This displacement causes a change in
capacitance of the system. The change in that
capacitance caused by the change in displacement is
shown in Equation 2. As seen from the relationship, the
capacitance of the system can either increase or decrease





)C = Change in capacitance (coulombs)
)d = Displacement of beam
A = Area of beam that overhangs implanted capacitor
region
= Pennitivitty of free space
= 1 (relative permitivitty of air)
When force is applied to the beam, more occurs
than simple displacement. The amount of stress in the
beam, measured in dynes, also changes. This stress can
be quantified by measuring the amount that the resistance
of the beam changes. This is referred to as piezo
resistance. The amount this resistance changes is defined
by a piezo resistivity coefficient, A, which is typicall3 10
‘° cm/dyne. The fractional change in resistance is




= Change in resistance (ohms)
R = Initial resistance (ohms)
A = Piezo resistivity coefficient (10.10 cm/dyne)
F = Stress (dynes)
In the interest of maximizing the chances for
success, the integrated electronic contained within the
test structure were kept simple. As a result of this. some
off-chip supporting electronics were required for
operation of the test structure. The testing scheme that
would detect the minute changes in capacitance that
moving the beam requires a two phase non-overlapping
clock. An example of the output of a circuit that
produces the two phase non-overlapping clock with a
given clocked input, is shown in Figure 2.
CL.K_, ‘-
•1 1 \_~_
dtl I ~ 1•~
Figure 2: Two phase non-overlapping clock
The layout of the off-chip circuit is shown in
Figure 3. This design is called a cross coupled latch.
The circuit was built from ‘TTL logic and tested
separately.
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Figure 3: Layout of two phase non-overlapping clock
The final layout of the test structure has 12
input/output pads and four transistors. The pads are
defined in Table 1. The beam is separated from the
support circuitry such that it can be independently biased
for electrostatic movement or piezo-resistance tests. Mi
and M2 are required to bias the beam as an electrostatic
device, which can require high voltages, while keeping
the other electronics intact. A complete schematic is







Ml, M2 Actuator Contacts
GND Ground pads
Figure 4: Schematic of Test Structure
Operation of the test structure is as follows for
testing as a capacitive device. The Ni and N2 pads, as
well as the both ammeter pads are used. The beam to be
tested is grounded.
As the two non-overlapping clocks are applied
to Ni and N2, the difference current in both ammeters is
noted. This difference is then used to calculate the
capacitance that is measured. This relationship is shown
in Equation 3.
Equation 3: Current and Capacitance relationship
‘net C * Vda *f
Where:
I~= Ii -121
f= Frequency of clock source
C Capacitance of interest
L~.-~.-—— Process








9 Wet etch PADOX
10 9?c~c~~~Mh
1 •PM ad.iu I lanket
12 Etch KOOl
13 RCA Clean
14 Grow Gate Oxide
~5 !~4~o ‘~!‘~‘..‘
~p~ope (SOG app~i cation and anneal)
* 17 Pattern Polysilicon 1
9 ~oresist
20 P+ D/S implant




*25 Poly 2 Photo
26 Poly 2 etch
27~
*28 Contact Cut Photo
29 Contact Cut etch (oxide)
~ ~t5t~jp
31 RCA Clean




36 Release etch in BOE
37 Strip Photoresist




Table 1: Contact Pad Definitions
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The fabrication process was designed such that
the PMOS transistors would be completed first. After
completion, they would then be passivated with 2 micron
of oxide, then a 2 micron thick polysilicon beam would
be fabricated and incorporated into the circuit.
The complete 37 step process is shown in Table
2. Since the beams are deposited directly on top of the
oxide, this oxide layer would also act as a sacrificial layer
for the release of the beams.
The Release step, #36, is done in fresh buffered
oxide etch, because it has been shown to have a higher
selectivity to polysilicon than older, used etchant.2 This
is important, as the release step can last several hours
until the oxide underneath the beams is etched away
laterally, leaving a polysilicon beam suspended in air.
The photomask for this step was designed such that
windows that expose only the beams are opened. This
eliminates the need for a step that would anchor the
beams to the substrate, which would introduce more
topology. The MEM fabrication process, with its
relatively thick layers, as opposed to the nonnally thinner
layers in device fabrication, can introduce problems with
severe topology.
Another concern was the alignment marks from
layer to layer being blurred away. The layout was
designed with several to cope with this possibility. This
introduced problems in programming the photo-stepper.
With all six levels patterned on one mask plate
to simplify the mask’s production, as well as the shifts in
alignment marks, made this part of the process very
difficult.
IV. Conclusion
As designed, the PMOSIMEM process is a
straightforward method for the fabrication of the
integrated electronics test structure. Due to delays in
fabrication of the mask, the PMOSIMEM fabrication
process for the test structures was not completed. Once
completed, demonstrating that the process will work.
more complex circuits can be designed for more capable
test structures. The two non- overlapping phase clock
generator, however, was completed and functioned as
expected.
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ABSTRACT: Corrugation of silicon surfaces is
desired for a variety of applications requiring
availability of increased surface area and modification
of optical properties of thin films. Such surfaces also
prevent refractive trapping in luminescent films and
can provide lambertian emissive surfaces. The
objective of this research is to fabricate these
corrugated silicon surfaces using a specially
customized mask consisting of four different design
patterns. The goal is to prove that the smallest design
pattern will provide the best characteristics for
enhancing the light emission of luminescent films.
The surface morphology, etching process and the
luminescent properties of the etched samples have
been described.
I. INTRODUCTION
Silicon anisotropic etching is an important process for
the fabrication of micromachined sensors and devices
(pressure sensors, accelerometers, etc.). The process was
first demonstrated in the early 1970’s. There is a range
of different solutions used in anisotropic etching, but
potassium hydroxide is used for this experiment.
Potassium hydroxide or KOH etches quickly and
gives a rough surface. Etching silicon involves an
oxidation-reduction process, starting with the injection of
holes into the silicon from the etch solution. The holes
then attract the OH ions present in the etchant and
oxidation occurs over the silicon surface. Silicon
dissolves in the solution being one of the reactants. The
reaction takes place as long as the etchants are present.
Temperature also plays a major factor in the process for
silicon etching.
When exposed to an etching solution such as KOH
mixed with water, silicon etching takes place at different
rates in different crystallographic directions. In silicon,
etch rates in the <100> and <110> directions are faster
than in the <111> direction because of the differences in
their atomic densities. Etching along the <100>
direction results in an inverse pyramidal groove which
exposes (111) triangular planes.
The purpose of fabricating corrugated silicon is to
help outcouple more light from phosphor thin films.
Phosphors have an index of refraction of 2 or greater.
Therefore, most of the light generated by the electron
beam for cathodoluminscence is internally trapped.
Light strikes the air-to-phosphor interface and it will





Figure 1: Internally trapped light in a phosphor film.
The light is internally reflected and is waveguided
down so that the viewer can’t see any light emission.
The equation for reflection dependence on index of
refraction is:
R = (n—i)2! (n+1)2
The larger the n, the least likely for light to escape.
The critical angle (theta~) is defined as:
theta~ = sin’ (l/flphosphor)
The closer the index of refraction of the phosphor is to
1, the larger the cone of emission. One way to increase
the cone of emission is to introduce corrugated surfaces.
Making the surface nonpianar will result in light hitting
the surface at angles less than the critical angle. The
light emission becomes a function of this new theta~ and
a function of the size, shape and slope of the rough
corrugated surface. Figure 2 displays what happens
when using a rough surface.
Electron G en crated
Beam Light
Cone of Em ission





Figure 2: Emitted light with nonpianar surface.
This shows that using the corrugated silicon surfaces
will increase the efficiency of luminescent phosphor thin
films. Diffuse reflectance instead of specular reflectance
arises with fonnation of rough surfaces.
II. EXPERIMENTAL PROCEDURE
With this, a job for wafer stepper GCA 6700 was
implemented for the four different mask designs and
fabrication of these corrugated silicon surfaces was
initiated. The optical mask consisted of a series of
opaque squares; each of different size for the four
designs. In this report, the smallest design will be
referred to where it consisted of 3J.Lm squares separated
by 5~m spaces.
The processing began with cleaning (100) oriented, p
type wafers using the standard RCA clean. A 1500A
layer of thermal oxide was grown using a 20 minute soak
time in Wet 02 at 1000°C. This oxide serves as the
masking oxide for photolithography. The next
processing step is to spin on positive photoresist and
expose the etch pattern. After development, reactive ion
etching to etch the oxide arnsol.ropically is performed.
The recipe used was: RF power of 60 watts, chamber
pressure of 100 mTorr and a flow rate of 30 sccm of CF4.
Each wafer was etched for approximately 5 minutes to
etch the 1500A of oxide.
The silicon was etched crystallographically using a
potassium hydroxide, isopropyl alcohol and water
etchant solution. The percent volume of each was 12.5%
KOH, 18.5% PA and 69% H20. This solution was
mixed and heated to 80°C for etching the silicon. After
the silicon etch, the resist was stripped using acetone
until it cleared. The final processing step is the removal
of the remaining oxide using a buffered oxide etch in
hydrofluoric or HF acid.
A second experiment was run to determine the
difference in using an RIE etch versus a BOE etch after
photolithography. A wafer was run using the same
processing steps as stated except it received a BOE etch
for 1.5 minutes instead of the RIE etch for 5 minutes.
Figure 3: Corrugated silicon surfaces. Each structure has
a base width of-~5~.tm.
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The scanning electron micrographs are photos of the
smallest mask design. A KOH etchant interacting with
(100) oriented silicon wafers result in these dome-like
structures. Notice the veiy conformal coating of the
phosphor film on these structures in Figure 4. Figure 5
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Figure 5: Orientation of corrugated silicon surface.
The (100) orientation is the original orientation of the
silicon wafer. The (111) triangular surfaces emerge
when using the KOH etch. Preliminary results show that
the double four-fold symmetry rounding the outside
corners may be (331) planes.
The experiment performed using a BOE etch rather
than an RIE etch after photolithography was
unsuccessful. The BOE removed all the oxide on the
wafer, including the backside. Therefore, during the
KOH etch, all silicon unprotected by the photoresist was
etched. This gave lumpy silicon on the backside of the
wafer which affected the corrugated surfaces. Also, the
structures didn’t fully form into the pyramid using this
process.
IV. SUMMARY
In conclusion, the fabrication of corrugated silicon
surfaces was successfully implemented at RIT for all four
designs using the specially customized mask and the
stepper job that was written. A KOH:IPA:H20 etchant
was properly mixed and used to etch the silicon wafer.
Reactive ion etching in comparison to a buffered oxide
etch in HF acid proved to be the better process.
Preliminary results show more intensity of luminescent
phosphor films with the corrugated silicon surfaces,
however, further investigation is still in process.
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Abstract - BF2 implanted stacked z-silicon (SAS)
electrode capacitors were fabricated on n-type silicon
substrates. The purpose of this electrode scheme was
to quantify the effectiveness of stacked films in
suppressing boron penetration into the dielectric and
substrate. A 1SOA thick silicon dioxide was used as
the capacitor dielectric. The top cx-silicon electrode
was deposited in a three step process using low
pressure chemical vapor deposition (LPCVD). A
controlled sample was fabricated using LPCVD
polysilicon (Poly) as the top electrode. The samples
were tested for dielectric degradation using voltage
ramping techniques. The breakdown field was
recorded for 2 different size capacitor areas. This
testing shows that there is not significant differences
between the SAS and poly gate structures on oxide
quality. However, further investigation must be done
on other issues such as oxide charge trapping, flat
band shift and oxide growth before a complete
conclusion is made.
I. INTRODUCTION
As CMOS technology continues to scale into the
deep subm.icron region, p+ polysilicon gate pMOS is
becoming widely used to eliminate short channel effects
[1] and, decrease channel leakage and improve
subthreshold characteristics. Currently buried channel
pMOS is the dominant process technology. However this
device requires a p-type threshold adjust implant. This
implant has the effect of creating a more conducive
leakage path between the source and drain regions of the
transistor and of increasing the subthreshold swing
parameter S. In addition, as threshold voltage reductions
continue, the dose of this implant must become larger
while reducing the implant energy. However, the low
energy required is becoming hard to control. P+ gate
provide more process control over subthreshold and
threshold voltage characteristics 12]. In addition it has
been shown that p+ poly-Si gate pMOS is more resistant
to hot carrier induced instability than n+ poly-Si pMOS
[2].
However, p+ poly-Si gate pMOS is not without
drawbacks. Boron dopant, which is widely used fore p+
regions, segregates into the oxide dielectric resulting in
degradation. Further diffusion of boron into substrate
can lead to threshold voltage shifts. It has also been
shown that fluorine, introduced from the BF2 species,
can enhance boron diffusion, lead to negative-charge
interface states [3] and increase oxide thickness when
subjected to additional thermal cycles[4]. In addition.
since phosphorus acts as a getterer for mobile ions. p+
poly-Si gates are more susceptible to mobile ion
contamination than n+ poly-Si gates. Lastly, p-type
dopants segregate more easily into suicides than n-type
dopants leaving a depletion region near the suicide
polysilicon interface.
There have been many solutions suggested to
reduce the negative effects of p+ poly-Si while
maintaining it’s advantages. Oxynitrides have been
widely used as gate dielectric to acts as a barrier to boron
diffusion. These nitrides could be grown using NO2. NO,
NH3 treated oxides or nitrogen implanted silicon.
However, it is important that the peak nitrogen
concentration be near the gate-dielectric interface.
Phosphorus in the gate materials has also been shown to
act as a getterer of fluorine and decrease boron
penetration into the gate oxide [5].
Another method to suppress boron and fluorine
diffusion is to use stacked gate material. It has been
shown that boron penetration effects can be suppressed
by using a stacked cx-silicon (SAS) gate structure. In this
structure dopant atoms tend to segregate at the stacked
film and gate-oxide interfaces. Oxide quality and flat
band shift as function of dopant annealing temperature
can be monitored to quantif~’ the effectiveness of the SAS
structure. This experiment focuses on oxide breakdown
characteristics for both SAS and poly electrode
capacitors. Results show that there are not significant
differences in oxide breakdown characteristics between
the two capacitors.
II. EXPERIMENTAL PROCEDURES
Capacitors were fabricated on 100mm n-type
silicon wafers with a crystal orientation of <100> and a
substrate resistivity of 10≤2-cm. The sample wafers were
clean using a standard RCA clean process and capacitor
areas were formed using a LOCOS process. This help to
ensure that total removal of oxide would not occur at the
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edges of the polysilicon electrodes and that probe contact
would not disturb the thin capacitor oxide. A P31 3e12
ions/cm2 8OKeV threshold adjust implant was performed
through a sacrificial oxide.
Oxide growth was performed in dry 02 at 950C
for eleven minutes. This included the 4 minute ramp up
time from the push in temperature of 900C. A twenty
minute anneal in nitrogen at 950C followed the oxidation
to ensure full oxidation. The wafers were then pulled at
700C to reduce any oxidation from the clean room
ambient. The resulting oxide thickness was 140-150A.
The SAS electrode was performed in a three step
silane LPCVD process. A 1500A cc-silicon layer was
deposited at 560C with a chamber pressure of 375mT.
The silane was then pumped out of the system and the
chamber was purge with nitrogen for twenty minutes. It
was hoped that this purge would stop any grain growth
and change the surface slightly to suppress any continues
grain growth. A second 1500A cc-silicon layer was then
deposited resulting in a total film thickness of 3000A.
The cc-silicon deposition rate was 28AJmin. The poly
electrode was deposited at 6 1OC with a chamber pressure
of 375mT. The poiy deposition rate was 80A/min.




voltage was swept from 0 to 22V in 0.2V increments.
Capacitor current was monitored to determine breakdown
voltage. Two different area size capacitors were tested
(lkp.m2 and l0kiim2).
III. RESULTS AND DISCUSSION
Figure 2 shows a typical breakdown curve of a
tested capacitor. Typical breakdown fields were in excess
of IOMV/cm for both medium and small area capacitors.
Capacitors with large breakdown field had current
densities in excess of 5OnA/um2 at breakdown. Current
densities at fields below the onset of Fowler-Nordheim
tunneling were <2OfAJum2, indicating that the oxides
were good quality and that the large current densities at
higher fields was not due to pinholes. In addition.
surface charge analysis of the capacitor dielectric was
performed before the electrode deposition and indicated
good quality oxides with less than lel 1/cm2 fixed oxide
charge.
Figure 2. Typical breakdown curves of a medium area
capacitor. The curves at the far left is the breakdown curves
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The capacitor electrode was patterned using RIE
etching with a SF~O2 chemistiy. The etch rate was
6800A/min. The samples were then ion implant with
BF2 at an energy of 12OKeV and a dose of 2e1 5/cm2.
Implant time was 30 minutes per sample. The dopant
atoms were then activated using a furnace tube at 1025C
for 10 minutes in nitrogen. The backside of the samples
were then etched in an RIE chamber to ensure good
electrode contact to the substrate. Figure 1 shows the
SUPREMIV simulated dopant profile in the substrate
after anneal.
Sample were tested electrically using an HP4145
semiconductor parameter analyzer. The substrate was
grounded while a positive voltage was applied to the p+







Figure 3 shows the electric field breakdown
distributions for the small area capacitors. Analysis of
variance shows that there are no significant differences
between the SAS and poly gate structures. However, the
SAS structures show slightly less breakdown field
strength. Figure 4 show the breakdown distribution for
medium area capacitors. Analysis of Variance shows
that there does seem to be a difference in these two
samples. The po1y electrode structure seems to show
greater strength than the SAS electrode capacitor.
However this does not agree with the small area capacitor
data. This differences between the SAS and p013
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Additional work in the way of oxide stressing,
flat band voltage shift, charge trapping tests should be
done on the prepared samples to further investigate
differences between the SAS and poiy structures.
Moreover, additional samples should be prepared at
thinner dielectric thickness and tested.
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Thin Gate Oxides over Nitrogen Implanted Silicon
Luis J. Lopez
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623
Abstract- Here we study the effects of implanting
nitrogen (N’) into the substr e prior to thermal
oxidation. We found that for implant doses higher
than 1x1014 /cm2 the oxidation rate is reduced between
10% and 75%. Also, the oxide thickness uniformity
across the substrates was found to be degraded after
the implantation, even though better uniformity was
expected. Oxide characterization will be performed to
compare the implanted areas to bare Si regions. The
reported benefits of incorporating nitrogen into Si
make this an interesting study for future generations
of gate oxides.
Figure 1. - Projected range for nitrogen with 400A screen
oxide, and 35keV implant energy.
I.INTRODUCTION
AS VLSI devices continue to be scaled-down in size,they require thinner gat oxid s. Th se are expected
tobe about 40-45A in less than fifteen years.
Recent studies show that direct thermal nitridation of Si
and thin Si02 appears to be a viable alternative method of
growing a good quality dielectric film in this very thin
regime. [11
Thennally grown films of silicon-nitride have a
number of advantages over Si02, including: a) they tend
to have seLf-limiting growth kinetics and therefore their
thickness is easily controllable; and b) they are effective
barriers to impurity diffusion [1]. Furthermore,
incorporating nitrogen in gate oxides has been shown to
improve the hot-carrier resistance of submicrometer
MOSFET’s. Previously, silicon nitride and silicon dioxide
layers have been j~repared by implanting large doses
(10’6/cm2 to 2x101 /cm2) of nitrogen or oxygen into Si
substrates. However, due to damages in the Si substrates,
the nitride or oxide layers could not be used as MOS
dielectrics.
Recently it was discovered that light N~ doses of
5x10’3 — 5x1014/cm2 were enough to reduce oxidation
rates [2].
II. EXPERIMENTAL RESULTS
Nitrogen was implanted into the (100) p-type Si
substrates at 35KeV through a 400A screen oxide. This
oxide was grown in a dry 02 ambient (5 1pm) at 1000°C
for 25 minutes. Figure 1 shows the projected range of the
nitrogen as simulated by SR1M. The nitrogen was
expected to be close to the Si surface. In this case the
simulations shows the peak of the implant to be at about
500A below the surface.
The implantation step was performed as follows: first,
half of the Si substrates was covered with photoresist and
a dose of nitrogen was implanted; second, the photoresist
was removed and the wafers went through a blanket
implant. By doing this we have to different doses on the
same substrate. These doses were 0, 2x10’3, 5x10’4, and
9x1014/cm2.
Once the implantation step was complete the screen
oxide was removed in BOE (Buffered Oxi Etch) for
one minute. Then a standard RCA clean was performed,
and finally a quick HF dip for 20 seconds prior to thermal
oxidation.
At the same time the oxidation furnace was being
prepared, and a trichloroethane (TCA) clean with a
subsequent nitrogen purge was performed. Then the
substrates were introduced, and the oxidation took place
Nitrogen implant Projected Range
(E 35KeV. Ion Average Range 945A)
‘8102 S1
0 500 1000 1500 2000
Depth (A)
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at two temperatures (975 or 1050°C), for three possible
soaking times (15, 30 or 120 minutes).
The oxide thickness was then measured by
ellipsometiy (~=632.8 nra) on 40 sites of half of each Si
wafer.
TABLE L - OXIDE THICKNESS FOR VARIOUS NITROGEN
DOSES AT 975C
15mb, 30mm 120mb, Rate
Reduction
0 172 274 656 Reference
2x10’3 169 274 659 1%
1.lxlO’4 155 246 629 8%
4x1014 83 160 554 45%
9x10’4 37 43 269 75%
Table 1 shows the average oxidation rate reduction for
several nitrogen doses at 975°C. It can be observed the
increase in the reduction rate with an increase of implant
dose. The results are also illustrated on Figure 2.
When we plot the oxidation rate versus the thickness,
Figure 3, it can be observed that for doses below
1x1014/cm2 the oxidation rate remains the same. At higher
doses the initial oxidation rate is reduced compared to
bare Si, and tends to remain almost constant. Thinner
oxide growth would be easier to control because of this.
Also, a shift to the left can be observed in Figure 3, as the
dose is increased. This indicates the formation of thinner
oxides after same oxidation times for different nitrogen
doses.
Unifonnity across the samples was measured as showa
on Figure 4. This is based on 40 sites across half of a 4”
Si wafer. The graph shows that there is an unexpected
increase in oxide thickness difference for higher doses of
nitrogen. Previous work in this area had demonstrated an
improvement on uniformity, so we think that the non
uniformity effect observed in our case could be due to the
implantation profile. If the nitrogen is not evenly
distributed across the sample, only certain areas would
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Figure 3. -O~ddation rate ass fiin~ion ofoxidethidaiess
(T=975C).
If we take a look at the oxide thickness as a function of
the oxidation time for a fixed oxidation temperature, as in
Figure 5, we can extract a relationship for this particular
temperature and predict the oxidation growth for different
nitrogen doses:
X= tb
Where X is oxide thickness, and t is soak time.
0 2r10’~ 1.iOxlO’4 4x10’4 9x1014
a 30.631 29.313 24.915 7.0763 1.9677
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Figure 2. — Oxide thidnen ass fimction of implant dose for 15,
30 and 120 mm oxidation at 975°C.
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FigureS. - Oxidethidcnees as a fumlion of oxidation time
= 9750
Ill. SUMMARY
Oxidation rate reduction for thermal oxidation was
observed with the incorporation of nitrogen into the
substrates prior to the oxidation step. The nitrogen was
implanted 500A below the Si surface, and it was
incorporated into the oxide. The oxide thickness
uniformity was degraded as a result of the implant. The
implant profile is suspected to be responsible for this non
uniformity.
At last a relationship between oxidation time and
temperature was calculated to predict oxide thickness for
different nitrogen doses.
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Fabrication of Twin-well CMOS
Linh V. Phan
Microelectronic Engineering
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Abstract - A single-mask self aligned Twin-well
process has been integrated into RIT’s CMOS
technology. These wells are self aligned to increase
package density. The process has been simulated
using TMA Suprem 1V simulation tool. The simulated
parameters were used in the actual fabrication. The
wells are used to optimize both n- and p-channel
active devices. The subthreshold leakage currents in
isolated pmos and nmos devices are -1.28 pA.4irn and
3.56 nAJ~m of channel width, respectively when the
devices were biased at < 5 volts. In addition, the twin-
well process has produced active n- and p-channel
FET’s with excellent characteristics such as low
threshold voltage, low subthreshold swing, and high
transconductance.
L INTRODUCTION
Jjunng the pass decade, CMOS has been a majortechnology because of its inherent low powe
characteristics. It has been noticed that the speed of
CMOS, which has been traditionally been a slower
technology, is now exceeded NMOS speed as a result of
device size shrinkage. MOS scaling has shown that the
saturation-current ratio between p- and n- channel FET’s
decreases as the channel length is reduced.’ Furthermore,
the abilit) to implement analog circuits and to
diminished process complexity relative to NMOS has
allowed CMOS to become the dominant technology in
many VLSI applications such as large memories and
microprocessors.
One major problem in bulk CMOS has been its layout
density because both p- and n-channel devices must be
fabricated and isolated properly. Conventionally, bulk
CMOS has lower package density than does NMOS due
to the large layout space required for the p- or n-well
formed by diffusion. A twin-well technique has been
developed to form two wells to optimize both n- and p
channel transistors.11 As previously mentioned, the wells
are made by diffusion, and the interdiffusion of the two
wells has significantly reduced the package density.
Another serious limitation in achieving high-density
CMOS is the latchup phenomenon. Latchup is due to the
regenerated switching in a p-n-p-n path caused by the
parasitic p-n-p and n-p-n bipolar devices that are
unavoidable in a bulk CMOS circuit. “~ Various methods
have been used to reduce latchup susceptibility. They
include gold doping and neutron radiation to decrease
minority-carrier lifetime, guardband around the devices
to reduce lateral resistances and beta, and epitaxial layers
on low-resistivity substrates to minimize the parasitic
resistance. All of these techniques are only partially
effective. Moreover, they can introduce leakage and add
process complexity. For example, an epi. approach can
only reduce the substrate resistance, not the parasitic
resistance associated with the well. The additional cost
and defect density are other concerns.
In addition to the parasitic field-oxide FET’s and
bipolar devices, which are the major problems in high
density CMOS, designing less than two microns p
channel MOSFET’s can be critical. In a twin-well
approach, an n-well has been used to suppress
punchthrough current in p-channel FET’s at minimum
expense of the n-channel performance. However, several
other effects must be considered in a p-channel design.
First, buried channel behavior is unavoidable because n -
polysilicon is commonly used as the gate material. The
corresponding negative work function difference (4~) in
conjunction with the relatively high channel doping
concentration has caused a low p-channel threshold
voltage. To achieve a higher threshold voltage, a boron
implant is normally used to counterdoped the channel
region. Consequently, a buried channel is formed at the
channel surface. This buried layer, unless designed
carefully, can result in poor turn-off characteristics and a
strong short channel effect in the saturation region.
Second, the p~ source/drain junctions must be made
shallow to minimize the short channel effect. Shallow p
junctions are difficult to form because boron atoms
diffuse during heat treatment. Third, interconnect
technology with good ohmic contacts to both p - and n -
shallow junctions is also necessaiy for high density
CMOS.
In this paper, the twin-well CMOS process and the
resulting device structure are described. In addition, the
electrical characteristics for the active devices fabricated
using the twin-well CMOS process are also presented.
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U. PROCESS SEQUENCE
The final twin-well CMOS is shown in figure 1. We
first grow pad oxide on a lightly doped p-type substrate.
The n-well areas for the pfet’s are then defined (mask 1)
by depositing and etching windows through the nitride,
Si3N4. A thick photoresist is used to mask the n-channel
devices when we implant phosphorous ions at an energy
of 130 KeV and 4, = 4e12 cm2 to form n-well for the p
channel devices. We chose the phosphorous energy in
order to place the implant peak deep into the substrate
without implanting through the mask. After the n-well
implant, the photoresist is then removed and field oxide
is grown over the exposed substrate. The oxynitride is
then removed, and the nitride is etched off. The field
oxide is used as a mask over the p-channel devices
during the p-well implant. For the p-well implant, we
implant boron ions at an energy of 50 KeV and 4, = 4e12
cm2. The p-well is implanted second to prevent boron
from segregating into the oxide during the oxidation step
of the well’s mask. The wells are then driven-in for
sixteen hours in inert ambient. These wells are used to
optimize both n- and p-channel active FET’s. The wells
boundaries are self-aligned with the edge of the well
oxide. After the drive in, the oxide is then completely
removed.
The second pad oxide is then grown, and another
nitride deposition is done. The nitride is used to define
the active areas of the p- and n-channel devices through
the second photo mask and active etch. A blanket,
threshold adjust implant is implanted with boron ions at
an energy of 35 KeV and 4, = 2e12 cm2. In preparation
for the formation of the gate, both the nitride and pad
oxide are stripped. A 1000 angstroms of KOOI oxide is
grown and stripped off to remove any residual oxyrntride
at the substrate surface. Five hundreds angstroms of gate
oxide is then grown after fifteen minutes of TCA. TCA is
done at 150 °C higher than oxidation temperature to
remove contaminations in the oxidation furnace, hence
reduces unwanted charges in the gate oxide. Polysilicon
is then deposited and arsenic spin-on dopant is used to
ensure that the gate is n~-polysilicon. The n~-polysilicon
gates are defined using mask 3 photo and reactive ion
etching. We then used two separate masks 4 and 5 to
form optimized n~ and p source-drains (S/D). The n
S/D junctions are formed by an P31 implant, whereas the
p SID junctions are implanted using B’1 ions. After a
CVD oxide deposition, The S/D implants are activated
during the LTO densification step. The contact holes are
then defined using mask level 6 and HF etch. Finally, a
thin aluminum layer is sputter deposited for contacting
shallow n~- and p~-junctions. A final 450 °C forming gas
anneal is performed to achieve low contact resistance and
a uniform metal-silicon interface.
A key issue in this process is the n-well oxidation
required to reverse the well mask. This oxidation step not
only saves one masking step, it also makes the two wells
mutually self aligned. The completed Twin-well CMOS
structure is shown in figure 1 below.
UI. DEVICE STRUCTURE
The formation of a n-well is used to reduce 13,>,~. The
—.--~e n-well is used in
I ~‘ this process





J such as poor turn-• off characteristics
of the p-channel
P1~2.S~ed.ted~..~y ,..,~.dr.U.e otb,.4h.~.I devices. The buried
channel characteristics arise due to the boron doping
needed to adjust the p-channel threshold voltage. Figure
2 shows the buried channel junction.
B, ,~ implant is also used to create the shallow SID
junctions in the p
?—N channelI MOSFET’s.
Figure 3 shows the
doping profiles
and the p~ S/D
j junctions of the p
channel FET’s.
The simulated
_____ _______- —-~ , junction depth is ≤
FIgure 3. SImulated lrai1ci~ o awell 1.3 j.tm. The SID
junction for the n
channel FET’s are implanted using P3’ and the simulated
dopant profiles are shown in figure 4.
Phan, L. T~n-well CMOS 1 S~ Annual Microelectronic Engineering Conference. 1997
Figure 4 SümiI~ted impuy ctdrutkiii ~ u-f Silt)





Vt 8V 1 65 V
Jd(leakage) -l 28 ~Ju -1 88 pP.Jum
~DSAT -l2SuAJu -l8ltuA/u.un
SubVt.Swing l47flIVde -24OmVde
0 43e-6 86 3e-9
Gtni ~
The SID junctions are ≤ 0.54 ~
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(UN) C~JRscU 14 30000 0.~A In this section,
— — — the electrical
~1~ - — - - — characteristics of the
— — - — - active devices in the
twin-well CMOS are
— -- — - — described. Figure 5
= - — - — = shows the typical I-V
— - curves for both types
= = = 000 of devices with 6 ~,tm
and 32 ~.tm channel
length and width,
— - — respectively. Notice
- — — that there is
~ minimum
/ punchthrough
= = = = current in these
— FET’s. The n- and p
- channelFET’shave
= = = =~ a subthreshold swing
no .6090100e Vt
of —269 mV/dec and
/ —147 mV/dec,
Fig. 5. 1-V characteristics for 6 urn respectively. As seen
CMOS FET’s, (a) p-channel in tables Ti and T2,
and (b) n-channel. the subthreshold
swing of the devices
in the twin-well are significantly improved relative to
the devices in the substrate. As a result of the higher
background concentration for the pmos, the buried layer
thickness is significantly reduced, thereby improving the
subthreshold characteristics. Additional device
characteristics are summarized in tables Ti and T2. The
current driving abilities were measured at I VDS I = 5
volts, and the gate potential was at 2 volts. Although the
junction capacitance and the body effect were not
extrapolated, the expected body effect and the junction
capacitance are expected to be high due to the relatively
high doping concentration of the wells. In a VLSI circuit,
the effect of junction capacitance is becoming less
Table Ti. PMOS Test Device Table T2. NMOS Test Device
Characteristics. Characteristics.
significant due to the dominant wiring and interwiring
capacitancesw The body effect in CMOS, although to a
lesser degree when compared to that in NMOS, can
degrade circuit performance in some applications.
During the formation of the wells, higher energy
implants may be used to push the highly doped region
away from the active channel, thereby reducing the
junction capacitance and the body effect. However,
masking the implant may required a very thick resist.
As far as latchup is concerned, the n-well provides a
heavily doped base region, which can reduce the current
gain in the lateral p-n-p bipolar device. Notice from
figure 1, the base region of the p-n-p device is the n-well
and the emitter area is the small sidewall of the shallow
p~ junction. The heavily doped base region and the small
emitter area have reduced the emitter efficiency, hence
the current gain. Furthermore, the current gain of the
vertical n-p-n devices is reduced as a result of deeper
wells to widen the n-p-n base width.
V. SUMMARY and CONCLUSIONS
Twin-well process has been integrated into CMOS
technology for high-density integrated circuits. These
wells are self-aligned to increase package density. The p
channel device has subthreshold characteristics of -1.28
pAJlim of channel width and -147 mV/dec. It also has a
threshold voltage of -1.0 volt and a transconductance of
0,43e-6 Mbo/lIm of channel width. The n-channel
devices’ threshold voltage and transconductance are 0.8
volts and 0.58e-6 Mho/~tm of channel width,
respectively. Furthermore, its subthreshold leakage
current and swing are 3.56 nA/jtm of channel width and
269 mV/dec, respectively. The only draw back of the
twin-well approach is the high body effect.
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Investigation of Buried Channel PMOS
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Abstract — The objective of this project is to
investigate the electrical characteristics of Buried
Channel PMOS for twin-well CMOS process. Project
involves the investigation of the P-MOSFET by
varying the standard boron (Bli) threshold adjust
implant dose. Jn addition, the effect of adding a
phosphorus (P31) counter doping implant on the
device characteristics is also investigated. The
addition of counter doping implant will reduce the
thickness of the buried channel created by the
threshold adjust implant. Test results for the counter
doped twin-well process shows stronger transistor
turn-off and lower off-state leakage current without
significantly affecting the on-state current drive.
1. INTRODUCTION
The demand for faster and smaller chips has driven
the semiconductor manufacturers to continuously shrink
down their devices. The emphases on the transistors
being high drive current with low threshold voltage for
faster charge up. faster device turn-off with low leakage
current for low off-state power dissipation. These goals
have made the twin-well CMOS technology of choice for
semiconductor fabrication. Twin-well process allows
device engineer to customize the doping concentration of
both n-well and p-well, thus optimizing the device
characteristics of both types of transistors. To achieve the
high drive current, it is necessary to have the threshold
voltage as low as possible to maintain a full current drive
above threshold. The transistor turn-off is also desired to
be instantaneous to obtain fast discharge and device
characteristics that closely resemble an ideal transistor.
With channel length dropping below submicron, the
device design becomes increasingly difficult as the short
channel effects such as GIDL, DIBL, Vt roll-off begin to
play a stronger role in the device performance. To make
the task even more challenging, the buried channel P
MOSFET exhibits higher susceptibility to short channel
effects and degraded device operation.
Buried channel PMOS has an advantage of larger
drive current due to the buried channel having higher
mobility than the surface. This allows approximately
1500 increase in the carrier mobility that results in higher
drive current. However, buried channel devices has
several disadvantages that are more accentuated than the
surface channel devices. It is more susceptible to
threshold voltage roll-off due to higher carrier diffusion
into the channel through the p-channel region. It has
lower subthreshold swing because of the higher
conduction path in the p-channel created by the Vt adjust
implant, thus decreasing the gate-to-substrate coupling.
The barrier between the source and drain is also lowered
by the boron threshold adjust implant resulting in higher
leakage current.
To reduce the buried channel effect, a counter doping
implant, which implants a layer of phosphorus as n-type
dopant, will be performed to reduce the boron layer
introduced by the threshold adjust implant.
II. EXPERIMENTAL BACKGROUND
Counter doping implant is introduced to the twin-
well process to control the thickness of the p-channel
layer. This implant will place an n-type layer beneath the
p-type layer to reduce the depth of the p-channel. This
will move the potential minimum of the channel closer to
the surface of the substrate and result in closer
resemblance to a surface channel device. Adding this
implant could also reduce the bulk punchthrough and the
Vt roll-off susceptibility.
Two factors are varied in the experiment to change
the net doping profile and the p-channel depth. The first
factor is the threshold adjust implant dose. Second factor
was the counter doping implant energy. Using TMA
SUPREM IV simulation, counter doping implant dose is
determined so that the threshold voltage will be
approximately -IV. Figure 1 shows the doping
concentration profile of each type of dopant and net
doping of the substrate.
Threshold voltage is initially calculated by taking
6000 of the implant dose (shown in figure 2). This is
approximately the amount of boron implanted into the
substrate when implanting through the Kooi oxide. The
results show that the effective dose in the substrate should
i 5th Annual Microelectronic Engineering Conference.Chen. C. Buried channel PMOS
1997
be approximately 8E1 I boron ion/cm2. For every 2E1 I
boron ions cm2 increase in threshold adjust implant dose,
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Phosphorus counter doping
implant
III. RESULTS AND DISCUSSION
The PMOS device performance was tested using
HP4 145 Semiconductor Parameter Analyzer. All PMOS
devices tested had channel length of 6um and channel
width of 32um. The tests were done for both counter
doped twin-well process and standard twin-well process.
Both processes were identical with the exception of
adding counter doping implant process. Furthermore, the
counter doped twin-well process is compared to the RIT
n-well process to draw some conclusion about its
effectiveness in device performance improvement over n
well process. Device testing was limited to I-V
characteristic, threshold voltage extraction, and
subthreshold performance. The source-drain punch-
through and Vt roll-off were not studied since the devices
under 4 urn failed to operate.
The electrical performance distribution of the device
fabricated using counter doped twin-well is shown in
table 1. The devices show extremely tight performance
distribution. The leakage current averaged about 3 pA
and the drive current had a mean of 34 uA. Subthreshold
swing averaged at 119 mV/decade.
Leakage Current Dri’.e Current Sub Vt Swing
(pA) (uA) (my dcc)
Mean 3 34 119
St.Dev. 3 5 10
Min.Value 25 110


















Figure 1. The doping concentration profile of dopants and the net
doping profile in the n-~oell




Table 1. Statistical device characteristics distribution of the devices
fabricated using counter doped to~in-well process. The data was
compiled after removing the highest and lowest data point for each
category
Simulation results obtained from TMA SUPREM IV
were used to target the threshold voltage around -IV.
However, the actual test results show the threshold
voltage varying from +0.3V to -O.7V. The shift in the
threshold voltage placed the lowest leakage current at
positive gate voltage, and not when V0=0. Therefore, the
leakage current values were extracted where the lowest
leakage occurred. The data should still be valid since the
threshold voltage can be adjusted by further optimizing
the Vt adjust/counter doping implant combination. This
should not affect the result since test results show no
dramatic change even with +0.3 to -0.7V Vt swing.
12
Dose (effective)
Figure 2. Projected threshold voltage as function of effective boron
dose implanted into the substrate







Graph 1. Direct comparison of device fabricated using counter doped
twin-well process and standard twin-well process. The leakage current
is reduced by a decade with no noticeable drive current loss. The
subthreshold suing also improved b3 37 mV decade.
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Graph I shows direct comparison of a device
fabricated with counter doped twin-well and standard
twin-well process. It is shown that the counter doped
device exhibits significant improvement in leakage
current and subthreshold swing without suffering
significant drive current. Counter doped device shows
leakage current reduction of 940o with only 2.50o drive
current loss. The subthreshold swing improved by 25° o,
proving that the device turn-off is enhanced by the
addition of counter doping implant.
The RIT n-well process shows mixed results.
Approximately 65°o of the devices tested show leakage
current in the nano-Ampere range and subthreshold swing
of —200 mV decade. The other 35°o had device
characteristics comparable to the counter doped implant
process.
The comparison of test results from three different
counter doping conditions is shown by graph 2. The
process conditions are shown in table 2.
Table 2. Implant condition settings for each wafer. Threshold adjust
implant energy is fixed at 35 key.
The test results show that C7 gave the best results. It
has the lowest leakage current and subthreshold swing. It
has second highest drive current. It can be seen that the
counter doping implant dose is about half of the threshold
adjust implant dose. The leakage and the subthreshold
swing improved as the threshold adjust implant dose is
increased.






The true relationship between the factors cannot be
concluded without complete design of experiment
involving all factors.
IV. CONCLUSION
The counter doping implant process was introduced
to the standard twin-well process to investigate its effects
on the buried channel P-MOSFET. The results show
improved subthreshold and leakage performance over the
standard twin-well process. An indirect comparison to
RIT n-well process shows that the counter doped twin-
well process yields better device performance
distribution.
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Graph 2. Test result of three different Vt adjust/counter dope implant
combinations.
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Test Patterns for Chemical Mechanical Polish Characterization
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Abstract — I studied the effect of wafer topography
on the chemical mechanical polishing (CMP) process.
This was done by first designing test structures. A
mask set of these structures was then designed and
fabricated. Wafers were patterned with the test mask
and then were polished. The result was that a pattern
dependency was seen on the wafers. The polishing
process was effected by the surface topography.
I. INTRODUCTION
Chemical mechanical polishing (CMP) of
semiconductor devices has gained much recent attention.
As transistor dimensions continue to shrink,
planarization schemes are needed to reduce the depth of
focus (DOF) constraints on microlithography. Too much
surface topography will result in difficulties in focusing
across the entire resist film. By planarizing the wafer’s
surface, the step heights are reduced which relaxes the
DOF needed from the lithography tools. The trend is
towards using a planarization step before every
lithographic process. Already, most advanced CMOS
processes are using full planarization of the dielectric
stack to overcome the large step heights over the metal
lines.
CMP has become the dominate means of planarizing
submicron devices. This is because CM? is the only
technology which can provide global planarization of the
wafer. Global planarization means that the film
thickness in uniform across the entire wafer. Non-
uniformities from the film deposition steps can be
reduced through a CM? polish process. CMP also
provides local planarization of topography within the die.
The usual parameters of interest in a CMP process
are the pressure on the wafer, pad rotational speed, wafer
rotational speed, slurry flow, as well as the composition
of the pad and the slurry. To evaluate the effects of these
parameters on the polish process, it is necessary to have a
series of test structures to qualify what is happening on
the wafer. The goal of this experiment is to design and
fabricate a test mask for use in developing and
characterizing CM? processes.
The pad used in a CM? polish process will conform
to the topographic features of the wafers surface. This
results in greater pressure being applied to those features
which have the largest step height. Fig. 1 shows the pad
conforming to surface features.
CVD Oxide
Si Substrate
Fig. 1. Cross-section showing the pad conforming to wafer topography.
This pressure differential results in the “hills” in the
wafer’s topography polishing faster and the “valleys” on
the film’s surface polish slower. The result is the
topography is reduced as the wafer polishes.
The benefit of the conformal pad can also cause
problems. If a feature is isolated, it will also polish at an
elevated rate when compared to densely packed features.
This is because the neighboring features tend to protect
the adjacent features. Isolated features lack this
protection and polish at a quicker rate. Dishing is a
similar phenomena in Damascene style polishes where
the center of a filled trench polishes faster then the edges.
The edges of the region surrounding the trench will also
polish faster because the pad will push into the trench
and will round the edges.
Edge Rounding Dishing
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All of these effects need to be characterized and
understood to develop a controlled CMP process.
II. CMP TEST STRUCTURES - DESIGN
METhODOLOGY
A good set of test structures should be designed to
capture the variability which may be encountered in the
process which they are characterizing. The goal was to
design a series of test structures to examine the effects of
topography and feature density on different styles of
polishing. They should work on Damascene style trench
polishes, like shallow trench isolations (STI), vias, and
copper metallization. They were also designed to work
on planarizing interlevel dielectrics (ILD).
To capture the variability in the process, the test
structures were designed to capture the worst case
situations encountered. This occurs when polishing very
isolated and veiy densely packed features. By focusing
on these styles of structures, it becomes possible to get an
idea of the process variability.
The very isolated structures consisted of five 3O~.tm x
3O~.tm pads scattered in a 2mm x 2mm isolation region.
The inverse of this structure was also put on the die.
These structures are extreme worst cases in the polishing
process. There are four possible scenarios, depending on
which process is being used. For example, in an STI
trench polish, the veiy isolated trenches will be the
slowest polishing features on the die because the most
material needs to be removed from the large active area
surrounding the trench. The inverse of this structure is a
huge trench region with isolated 30 p.m pads of active
region. This case will show severe dishing in the trench
region due to the lack of active area to protect the trench
die.
The opposite process would be an ILD style process.
In this case, isolated pads of metal would be covered with
a conformal dielectric deposition. The ILD over the
isolated metal would polish very quickly compared to the
ILD over the substrate. In a densely packed area, the
ILD over the substrate would be protected by the adjacent
hills of JLD over the metal lines. So the isolated features
should have the thinnest remaining ILD thickness while
the densely packed features should have the thickest.
The next series of structures were isolated arrays.
These consisted of a series often 30p.m x 30p.m pads also
contained in the isolated regions. These structures
provide similar information as the very isolated pads with
less severe dishing effects since adjacent structures will
help protect their neighbors.
A series of lines/space pairs of varying sizes was also
added to provide a measure of what effect feature size has
on the polish process. There were also a series of
densely packed via arrays which provide the other
extreme versus the very isolated structures. The densely
packed structures (lines I vias) represents the most
common features seen on a wafer.
III. VALIDATION
After the test structures were designed, a test cell
layout was done using Design Architect. A mask set was
then fabricated on a MEBES E-beam mask writer. The
design was then validated using two sets of test
structures.
The main testing was done using an STI polish
process. A 700A thermal pad oxide was grown on the
wafers, followed by the deposition of a 2000A silicon
nitride. This layer served as the planar stop when the
trenches were polished. The nitride was patterned and
the trenches were etched in a fluorine plasma to a target
depth of 1 .5 p.m. The trenches were then filled with a
CVD low-temperature oxide ~LTO). The LTO was then
CMP polished to leave behind the filled trenches.
Si Substate
Fig. 3. Finished STI Structure
The other process which was tested was an ILD polish.
0.5p.m of aluminum was deposited and patterned on the
wafers. A thick (>lp.m) LTO was then deposited on the




Fig. 4. Finished ILD Structure
The finished structures were then measure to
determine the effect of the polishing process on the
wafers.
IV. RESULTS
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Problems were encountered in the measurement phase.
The measurement tool was only able to measure oxides
on silicon. I was unable to measure the sites over nitride
or aluminum which would have given a better indication
of the planarization process. The second problem was
that the resolution of the measurement tool wasn’t high
enough. The spot size of the measurement was about a
25 ~m circle. Most of the structures that I was looking at
were smaller then this, so I was unable to get good
measurement data off of the Nanospec. New equipment
which is still in installation should fix this problem. It is
a newer machine, so it should have a smaller spot size for
the measurement. It is also fully automated, so a larger
number of points will be able to be measured.
The LTO CVD deposition reactor also provided some
additional problems. It was impossible to get a thick (>1
~.tm) film of LTO on the wafer using the existing recipe
(400°C, wafers loaded in center of furnace). After some
experimentation, thick films were achieved by loading
the wafers half-way between the furnace door and the
center of the furnace tube. l~.tm films were easily
achieved using this modification. Not sure if this was
due to the lower temperature near the door or that the
wafers were closer to the incoming gas inlets. The
second problem introduced by the CVI) furnace was that
the film grown in the reactor had a severe edge non






The final problem was that the trenches in the STI
structures were etched too deep. This resulted in
impartial filling of the trenches and added some severe
topography to the wafer. This resulted in the STI
structures showing more dramatic polish effects, since
the step height was much larger then expected. The
conformal pad would try and fill these gaps resulting in
the edges of the trenches polishing being severely
overpolished.
Visual examination of the wafers showed the effect of
the polish process on the finished wafers. Fig. 6. shows a
isolated STI trench. There is a halo around the trench in
the nitride. This is a result of edges of the trench
polishing quickly resulting in a thinner ring of nitride on
the edge of the trench.
Fig. 6. STI trench showing over-polish on edge.
The next picture shows the densely packed via arrays
and some large pads, all composed of nitride surrounded
by an LTO filled trench. You can see that the edges of
the pads polished down to silicon, while the nitride is
still thick in the center. This picture shows the severity
of the over-polishing due to the trenches being deep and
only partially filled.
The thick ring of LTO around the edge of the wafer
made it difficult to polish the wafers uniformly. So this
edge ring was removed by protecting the center of the
wafer with resist and etching the thick outer ring of LTO
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Fig. 5. Edge-thick profile after LTO deposition
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Fig. 9. shows the edge of a nitride pad where the
nitride polished thin next to a trench. This picture shows
the edge of the nitride being beveled where the pad
conformed to the edge of the trench.
The polisher added an edge-thin profile to the wafer.
This was due to the design of the wafer carrier in the
polishing tool. The wafer carrier had a 1” ring
surrounding the wafer which was slightly thinner then
the wafer. A backing film was also behind the wafer to
try and push the center of the wafer out. The net result
was that the edges of the wafer extended over the sides of
the carrier. This means that they would tend to “round”
in the polishing process. The ILD test wafers confinned
this, as they averaged about l3kA in the center and ilkA
at the edge of the wafer.
V. Conclusion
The goal of this experiment was to design and fabricate
a mask set consisting of test structures to evaluate various
CMP processes. This goal was met and a mask set was
delivered. Validation of the mask set has shown a few
phenomena.
The topography of the wafer has been shown to have
am effect on the local removal rate on wafers. Densely
packed features will polish at a different rate then
isolated features. Also, the steps heights due to
topography will cause different polish rates. These steps
can cause different polish rates on edge features and in
the center of features.
Test structures for CMP polishing need to account for
the effects of topography and feature density so they can
provide the best indication of the variability in the
process. This information can then be used to select test
sites on the device wafers for process monitoring.
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VI. Future Work
The development of test structures for CMP leads into
future projects to design CMP process modules. First,
the polishers need to be characterized so that the non-
uniformities introduced by the polisher can be
understood. This will ensure that the variability
introduced into the process by the polisher is understood.
After this is done, specific polish processes for different
films can be developed, examining factors such as
different pads, slurries, and machine parameters to find
the optimal mix of parameters which give a good
removal rate and uniformity. After suitable process
modules are developed, they can be integrated into an
advanced PIT CMOS process to provide a fully
planarized, submicron process with multilevel
metallization.
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Abstracl-Shallow trench isolation (STI) planarized
with chemical mechanical polishing (CMP) has
replaced LOCOS as the conventional isolation
technique for sub-micron devices 171. The
implementation and feasibility of STI has been
examined for future device fabrication at RIT. STI
test structures have been fabricated to investigate
leakage currents between adjacent NMOS transistors
in a p-substrate. Trenches were dry etched to a target
depth of 2 jim to isolate n+ regions with a junction
depth of 0.89 jim. Trench Refill was done with LTO
planarized by chemical mechanical polishing (CMP).
By testing source/drain n+ regions isolated by two
trenches, leakage current of 36.8 pA/jim was measured
for a 3.3 V on drain. It is evident that continued
experimentation with STI should be implemented with
a twin well process to subdue the possible effect of
punch through.
1. INTRODUCTION
Current shallow trench isolation consists of a trench
etched in the silicon substrate 0.35 - 0.5 jim in depth [9].
Following a 100 - 200 A thermal oxide growth for Si
SiO, interface quality [5], a refill of 8000 -9000 A of
dielectric is deposited. Planarization is done by chemical
mechanical polishing (CMP) with a 1500 - 2000 A layer
of silicon nitride as an etch stop.
Shallow trench isolation offers many advantages over
Ik~s beth
Figure 1. Birds Beak
Encroachment
LOCOS isolation for submicron devices. Birds beak, a
characteristic of LOC0S illustrated in Fig. 1, reduces the
effective channel by the encroachment of field oxidant
during its long thermal process [5]. STI is free of birds
beak allowing for higher packing den~ity [I]. Also
reducing the effective channel width is the oxidation
enhanced diffusion of boron from the channel stop
implant into the active region [5]. The low thermal
budget of STI reduces this boron encroachment [3]. By
resulting in a more planar topography, STI eases
restraints on following lithography steps and multilevel
metalization [6]. As LOC0S field oxides are scaled for
submicron devices, resulting oxide growths are thinner
for narrowly exposed silicon spaces. STI’s process is not
susceptible to this oxide thinning effect. Furthermore,
STI combined with the use of an epi layer increases
resistance to latch-up.
Patented in 1979, trench isolation originated with deep
grooves partially filled with a dielectric material [2]. In
1983 trench isolation was applied to vertical DRAM
technology and high value resistor loads for mixed MOS
static RAM cells [2]. Early challenges of trench isolation
involved trench etch and refill.
Trench etch control over smoothness and slightly
tapered sidewalls were both considerations for the
following refill. Trenches were wet etched isotropically
to prevent damage of sidewalls induced by RIE [2]. RIE,
however, had the quality of producing U - grooves which
reduced “stress induced defects” and benefited oxide
growth.
In the early eighties, trench refill consisted of a partial
fill of polysilicon because conformal depositions of CVD
oxide were not attainable [1]. The polysilicon fill
followed by an oxidation of it’s surface led to poor
reliability with the formation of a buried floating gate.
Furthermore topography problems were encountered as
wide field isolations were difficult to refill uniformly.
Current technology allows for complete dielectric refill
with conformal deposition. SACVD, 03 - TEOS, HSQ -
SOG, and high density plasma CVD (HDP-CVD) oxides
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II. FABRICATION PROCESS
The mask design, illustrated in Fig. 2, was a three
level process including trench, contact cuts, and metal.
Window like active regions were designed to represent
the n+ source and drains of adjacent NMOS transistors
(Figure 3). The n+ regions were separated by varying
trench widths of 1, 2, 3, 5, and 7 jim. The metal level
included lines over trenches to investigate a parasitic
MOS effect.
~. -i Figure 3. Adjacent
~1. ~:...J NMOS transistors in p
substrate
Figure 2. Three level mask
design
The fabrication process began with 600A of pad oxide
grown in a ambient of dry 02. Next, a field implant of P3’
was done through the pad oxide at 100 keV with a dose of
5El5 cm2. A nitride layer 1200 A thick was deposited
over the pad oxide for a CMP etch stop. Following the
first photolithography step of trench, the nitride stop was
etched by RIE and pad oxide wet etched by buffered HF.
The RIE of the silicon substrate for trenches consisted of
42 sccm of SF6 and 7.5 sccm of 02 at a pressure of
400mT and power of 40 W. The etch was 3.5 minutes for
a target depth of 2 ~im to isolate n+ junction depths
measured to be 0.8 Jim. Trench etch was followed by a
channel stop implant of B” at 35 keV with a dose of
4E13 cm2. A 1000 A thermal oxide was grown in a wet
02 ambient to limit diffusion of n+ junction depth.
Trench refill was accomplished by LPCVD oxide with a 2
hour deposition for a thickness of 2~.im. Planarization by
means of CMP was followed by back end processing of
photo II contact cuts and photo III metal. Figure 4.
Illustrates the resulting STI test structure. After sinter,
5th Annual Microelectronic Engineering
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In order to find the necessary depth of the trench etch
to properly isolate active areas, the junction depth of the
n+ regions needed to be measured. A separate dummy
wafer with pad oxide and field implant was subjected
immediately to the thermal oxide step using an ambient of
nitrogen only. A Groove and stain method was used
followed by interference microscopy. Three fringes were
observed resulting in a determined junction depth of 0.89
Trench Etch
Trenches were originally thought to be successfully
etched to a depth of 2~im by the use of a dummy wafer
patterned by RIT’s exposure test matrix (ETM) mask.
The ETM pattern was trench etched for 3.5 minutes and
~ •~l~ ~
~ ~o~<v ~
Figure 5. SEM of trench with
incomplete refill
trenches were visually determined to be about 2 ~im by
comparison with a 3j.im line width.
However, in a subsequent SEM with scale ( - 10 00
accuracy) the trenches were clearly deeper than 2 tim.
Referring to Fig. 5, the trenches appear to be about 5.5
~im deep.
Trench Refill
Trenches were incompletely filled with the resulting
depth of trenches and thin depositions of LTO. Fig. 5
shows a LTO thickness of 7500 A. The incomplete refill
resulted in very poor planarity for the back end
processing of contact cuts and metal. Patterned metal
lines for parasitic gate investigation and test pad
connection were lost by the aluminum etch undercutting
the metal where lines crossed trenches. Additionally,
Figure 4. Final STI test structure cross-section
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difficulty in alignment was encountered for the metal
level.
Electrical Results
Due to the loss of metal over trenches, only large
designed n+ regions of 300 X 100 jim were measured by
making direct contact with manual probes to metal over
contact cuts. Testing was done with the diode program
on the HP4 145 by varying the voltage of one n+ region
from -10 V to 10 V. The other n+ region was grounded
with a floating substrate. Preliminary testing of single
trenches with a width of 3 jim resulted in asymmetrical
leakage current plot. With a negative bias applied, single
trench test plots exhibited characteristics of a diode. By
measuring n+ regions separated by two trenches, a bias of
3.3 V resulted in a current of 11 nA. Because the
Figure 1. Leakage current for 3.3 V supply
width of the n+ region measured was a width of 300 jim,
the resulting leakage current was 37 pA jim.
Future Work
Future work should aim for a shallow junction depth
of 0.5 jim or less. This will allow for a shallow target
depth when etching trenches, without the concern of n+
junctions extending beneath them. This shallow of a
junction may not be possible until rapid thermal
processing (RTP) becomes available; a ten minute soak
for thermal oxide resulted in a n+junction depth of 0.89
jim. The addition of plasma enhanced CVD at RIT will
allow for implementation of TEOS. TEOS is a better
dielectric fill and may result in a more conformal
deposition. Application of a twin well concept in further
experimentation would reduce the chance of punch
through as junction depths and trenches become more
shallow. A p+ field implant into the p-substrate before
the n+ implant would reduce the depletion width
extension.
5th Annual Microelectronic Engineering
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IV. CONCLUSION
A successful mask design was created for the
examination of leakage currents between adjacent NMOS
devices separated by varying trench widths in p-substrate.
Processing resulted in 5.5 jim deep trenches separating n+
regions with a junction depth of 0.89 jim. CVD refill was
incomplete resulting in poor planarity for remaining back
end processing. The natural isolation of reverse biased p
n junctions (back to back diodes) was not apparent for the
testing of individual trenches. The testing of n+ regions
separated by two trenches, each a width of 20 jim,
resulted in a leakage current of 37 pA jim. Future work
will progress towards more shallow junction depths and
trenches for isolation.
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Abstract - The study done was to develop strategies
that utilize the measurement and analytical
capabilities of a Semitest Surface Charge Analyzer
(SCA 2000) and monitor contamination caused during
certain processes and in furnaces in an IC fab. A
significant drop in average minority carrier lifetime
and an increase in fixed oxide charge was observed.
Counterdoping was also observed in one of the
furnaces.
1. INTRODUCTION
A Surface Charge Analyzer monitors oxide
quality by determining parameters like Oxide charge,
interface trap charge, minority carrier lifetime, and
substrate doping. It works by shining modulated light to
the semiconductor, as opposed to using 1 MHz ac voltage
and it measures the resultant induced charge which is
proportional to the depletion region width in the Silicon.
The parameters the SCA measures have been shown to
change when there is a change in the manufacturing
process or there is chemical contamination. In this work,
device quality wafers were oxidized and then mapped on
the SCA to get baseline values. After that, they were
inserted in the furnace tube at high temperature N2
ambient and remapped. Hence, by monitoring and
comparing these values and graphs, and doing some
analysis on them, we can detect the presence of
contamination and their levels.
II. EXPERIMENT AND RESULTS
In this study, 3 device quality wafers were used for
monitoring three furnaces - a furnace used to grow gate
oxide(12), furnace used to anneal ZnO films(16), and a
furnace used to do wet oxidation and n type doping(13).
The wafers were RCA cleaned using general particu-lo
chemicals and the quartz boat used to hold them was
immersed for 5 minutes in 100:1 HF to remove
contaminants. TCA clean of furnace 12 was done and
320A of oxide was grown on all 3 wafers in this furnace.
The wafers were then mapped using the SCA to establish
baseline values. After that, wafer G6 was annealed in
furnace 12 for a total of 6 hours 5.5 1pm N2 at 1000C in
increments of 2 hours and it was mapped with the SCA
and oxide thickness measured after every 2 hours. Wafer
G4 was annealed in furnace 16 for a total of 6 hours 3.5
1pm N2 at 1000C in increments of 2 hours and mapped
with the SCA and oxide thickness measured after every 2
hours. Wafer G5 was annealed in furnace 13 for a total of
2 hours at II OOC and mapped with the SCA and oxide
thickness measured.
Expectedly, the average minority carrier lifetime declined
45.51°o from 256.2 ~isec to 139.6 ~isec (Figure 1) after a
total of 6 hours N2 anneal in furnace 16. This decline in
lifetime indicates the presence of metallic impurities in
the furnace. i.e. Zinc. Zinc has a high diffusivity of
0.1cm2 sec, a high vapor pressure .i.e. it outgasses at
900C at atmospheric pressure and at our operating
temperature of 1000C it definitely has outgassed from the
inside of the tube, and a deep level mid gap trap of
0.55eV which means it has equal probability of
recombination and generation. All this leads to the
conclusion that Zinc is the major constituent of the
metallic impurity in furnace 16. The average fixed oxide
charge increased 45.7°o from 3.2e1 1 cm2 to 5.9e1 1 cm2
after a total of 6 hours N2 anneal in furnace 16 (Figure 2).
This indicated the presence of ions. Another reason for
the increase in the fixed oxide charge might be the
presence of oxygen in the furnace during the anneal that
resulted in the increase of the oxide thickness by 11.7%
from a starting value of 313A to 352A after a 6 hour N2
anneal. The average substrate doping in this furnace
stayed stable (Figure 3).
Unexpectedly, the average lifetime declined 30.9° o from
266.6 ~isec to 184.2 ~isec after a total of 6 hours N2
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anneal in furnace 12 (Figure 1). This indicates presence of
metallic impurities in the furnace. The average oxide
charge increased l3.360o from 3.5e1 1 cm2 to
4.04e1 1 cm2 after a total of 6 hours N2 anneal in furnace
12 indicating the presence of ions (Figure 2). Another
reason for the increase in the average fixed oxide charge,
as earlier, might be the presence of oxygen in the furnace
during the anneal that resulted in the increase of the oxide
thickness by 11°o from a starting value of 325A to 365A
after a 6 hour N2 anneal. Average substrate doping stayed
stable in this furnace (Figure 3).
Quite expectedly, the average lifetime declined 37.2°o
from 82.08 llsec to 51.54 iisec after a total of 2 hours N2
anneal in furnace 13 indicating the presence of metallic
impurities in the furnace (Figure 1). Average fixed oxide
charge increased 62.70o from 2.52efl cm2 to
6.76e11 cm2 after a total of 2 hours N2 anneal in furnace
13 indicating the presence of Phosphorous ions~ (Figure
2). Phosphorous outgasses at 300C at atmospheric
pressure. Another reason for the increase in the fixed
oxide charge as earlier might be the presence of oxygen
in the furnace during the anneal that resulted in the
increase of the oxide thickness by l2.l0o from a starting
value of 327A to 372A after a 2 hour N2 anneal in
furnace 13. Average substrate doping declined 12.60o
from 2.2le14 cm3 to 1.93e14 cm3 after a total of 2 hours
N2 anneal in furnace 13 (Figure 3). This indicates
counterdoping of substrate by n type dopants. The wafer
was tested for its type and it turned out to be n type
whereas it was p type before the anneal. After that,
measurements delivered 600 ohms square for the Sheet
Resistance and 0.61.tm for the junction depth. This
indicated the formation of a diode. Suprem simulation
and Irvine curves indicated a Phosphorous surface
concentration of 1e18 cm3.
The surface concentration of Phosphorous was 1 e 18 cm3
at I atmosphere. At I IOOC the solid solubility limit of
Phosphorous is 1 .25e2 1 cm3 (Figure 4). Hence, by linear
proportionality, the partial pressure of the Phosphorous
was 1.25e21 1e18 = 1.25e3 and thus 760 Torr 1.25e3
0.60 Torr. This partial pressure is enough to contaminate
the wafer with a surface concentration of 1 e 18 cm3.
Increase in oxide thickness during the anneals could be
because of a possible air leak in the furnaces by which
Oxygen got in or because of traces of Oxygen in the
cylinders which might not be totally pure.
like ZnO thin films (furnace 16). Fixed oxide charge also
seems to increase in all the furnaces implying the
presence of ions and continued oxidation during the
anneal. This was most pronounced in the furnace used for
wet oxidation and n type doping (furnace 13) indicating
Phosphorous ions. Substrate doping was stable in all the
furnaces except in the furnace used for wet oxidation and
n type doping (furnace 13). Presence of Phosphorous
dopant counterdoping in this furnace was proved when
the p type wafer annealed in it was tested as n type. These
dopants probably outgas and diffuse from the inside of
the furnace tubes and get deposited on the wafer surfaces
since they have such a high vapor pressure.
— 1~.lI
Figure 1
From the results we can clearly conclude that there
definitely are metallic impurities in the furnaces. The
highest concentration of metallic impurities seems to be
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SOl via Wafer Bonding
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Abstract- An attempt is made at the preparation of
silicon-on-insulator (SOl) substrates suitable for
device fabrication. This is done by the high
temperature bonding of a pair of silicon wafers upon
which oxide layers have been thermally grown. One of
the pair is then ground back to a suitable thickness.
Bonding strength and defects are also evaluated.
1. INTRODUCTION
SOl in conjunction with trenches is a very
effective method of device isolation. Because the devices
are fabricated in islands of silicon which are completely
isolated from each other and the bulk substrate by silicon
dioxide, as per Fig. I below, the devices gain several
benefits. A few of these are[l]; no leakage between
devices which prevents such things as latch-up, lower
parasitic capacitances, and radiation hardening. In
addition, this method of isolation yields considerable
savings in area over local-oxidation-of-silicon (LOCOS)
isolation schemes.
Fig. 1. A schematic cross-section of SOl substrate
constructed using wafer bonding and inverted triangular
trenches to form trapezoidal silicon device islands.
As with most technologies in the industry, for
which there are often many methods of achieving the
same goal, SOl is no different. This paper deals with the
method of wafer bonding. Wafer bonding as a method of
SOl has, as is to be expected, advantages and
disadvantage over other methods. Some advantages
include; good single crystal silicon substrate in which to
fabricate devices, as opposed to separation-by-
implantation-of-oxygen (SIMOX) or perhaps a
polysilicon layer deposited over an oxide film, and no
unusual materials, as opposed to silicon-on-sapphire
(SOS). Its disadvantages include; two silicon wafers are
needed to form each bonded pair and somewhat unusual
processing, though this is becoming somewhat less of a
factor with increasing usage of chemical-mechanical-
polishing (CMP) tools.
II. WAFER BONDING
Initially, the ability to bond wafers successfully
needed to be verified and evaluated before preparation of
wafers with the full process flow were constructed. The
first step was to grow 5000A SiO2 on sets of wafer pairs
via a thermal oxidation step at 1100°C for 48 minutes in
wet 02. Upon removal from the furnace, the wafers were
then immediately placed in intimate contact via an
applied physical force starting in the center and working
out in an attempt to remove any trapped gas. The wafer
pair, now room temperature bonded was then placed back
into the furnace, resting horizontally with a quartz weight
on top, for a soak at 1100°C in N2 for 30 minutes. Upon
removal, the wafers were then placed in buffered HF for
approximately 5 minutes to remove the oxide grown on
the back sides of both wafers. The wafer bonds were then
tested via two methods. The first and non-destructive
method was using an infra-red camera to look through the
wafers, as silicon is transparent in the infra-red range, to
look for any voids, places where trapped gas prevented
bonding, in the bond. Fig. 2(a) is of a well bonded wafer,
showing a variation of approximately 0.5° across the
wafer. Fig. 2(b) is of a deliberately poorly bonded wafer,
showing a 2° variation between bonded and unbonded
regions. These observations were confirmed by the
second and destructive method, the forcible separation of
the bonded pair. As Si02 is amorphous, a break should
appear to be at random and not be along a crystal plane as
per silicon. Thus if breaking the wafer yielded smooth
areas, indicating the original interface, that region did not
bond, but rather formed a void.
5-I O~im
I -2~im
Si - Device Island
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wafer in a 2x2 RxC pattern. The resist was then
developed and the revealed oxide etched in buffered HF
for approximately 5 minutes. The wafers were then
etched in a 42:7.5 F2:02 plasma for 10 minutes to produce
511m deep trenches. The oxide was then stripped in
buffered HF, again for about 5 minutes. An additional
s000A of oxide was then re-grown on the device wafer.
The wafers, both device and handle, were then subjected
to a clean to remove any particles which might prevent
bonding. The two wafers were then placed in intimate
contact, followed by the high temperature thennal step to
bond them, and then the backside oxide was removed in
buffered HF. Next came the attempts to grindlpolish back
the bonded pair. Unfortunately there was insufficient
time to complete the actual grinding step. An attempt was
made though to polish the back sides of a wafer pair to try
and obtain better resolution with the infra-red camera.
This resulted in the breaking of the wafer edges. Whether
due to poor bonding or inadequate equipment is unclear.
It is however highly unlikely, with the current equipment,
that a uniform and repeatable enough process could be
achieved for this step. Thus it has been concluded that
while wafer bonding is possible, preparation of a usable
SQl substrate via wafer bonding is not.
REFERENCES
S. Wolf, “Silicon Processing for the VLSI Era,”
Vol. 2, Lattice Press, © 1990, pp 66-78.
Fig. 2. lnfra-red pictures of bonded silicon wafer pairs.
In (a), a well bonded wafer pair is shown. Case (b) is of a
poorly bonded wafer pair.
Once verification of the bonding process was
completed, the final wafers were constructed. This time,
the device wafer received additional processing. After
growing the 5000A of oxide, now to be used for masking,
the wafers were coated with resist and patterned using a
custom stepper job to expose blank die at the edge of the
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Abstract -- A DC reactive sputtering process
for thin transparent conducting films of indium tin
oxide was developed at RIT for a variety of uses. Thin
films were sputtered in a CVC-601 batch sputterer
from a 200mm indium-tin target in an argon/oxygen
ambient onto 3-inch silicon wafers and 2x3-inch glass
slides. An experiment utilizing a central composite
design with variables of oxygen flow, argon flow, and
DC power was performed.
As-sputtered films exhibited characteristics of
either high resistivity and high transmittance due to
an abundance of oxygen in the film, or low resistivity
and low transmittance due to an oxygen deficiency in
the film. Process repeatability was poor. Films with a
variety of characteristics were annealed on a hotplate
in an air ambient. Low resistivity, low transmittance
films tended to increase transmittance during the
anneal, coupled with a further decrease in resistivity.
The sputtering process with anneal yielded films of
resistivity 1.75*10-3 C2-cm, average transmission of 76.0
percent over the visible spectrum (400-700 nm),
background corrected for a glass substrate, for a
thickness of 2000 A, index of refraction near 2.13, and
a deposition rate greater than 150 A/mm.
1. INTRODUCTION
Thin films of indium tin oxide (ITO), also known astin-doped indium, exhibit a high degree ofconductivity while also providing high
transmission for electromagnetic radiation in the visible
spectrum. The combination of these two properties make
ITO a valuable material for optoelectronic device
fabrication such as transparent electrodes for display
technologies, electrostatic discharge layers, solar cells,
heat mirrors, de-icing elements, transparent gates for
electronic imagers, and electrochromic devices.’
ITO is gaining popularity over other conducting
transparent materials such as tin oxide, indium oxide, zinc
oxide, cadmium oxide and cadmium tin oxide due to its
lower resistivity and better etchability in both dry and wet
etch processes.2 The film conducts due to its non
stoichiometric nature. Tin in the indium oxide acts as a
cationic dopant, substituting for the cation indium and
releasing free carriers, which are also donated by oxygen
vacancies in the film. These carriers provide the film’s
conductive properties.3 ITO can be readily etched in a
variety of wet chemicals, including dilute HF or HI, as
well as dry plasma processes using HI or CR4.
Deposition techniques for ITO include DC and
RF sputtering, evaporation, chemical vapor deposition,
and a number of high temperature deposition techniques
involving spray or dip processing. Sputtering was chosen
for this investigation due to the ability to carefully control
the stoichiometry of the film by controlling film
deposition rate combined with the amount of oxygen in
the sputter chamber.
II. EXPERIMENTAL
Films were deposited using a CVC-601 batch
sputterer with a 200mm indium-tin (90 1000) magnetron
target onto 2x3-inch glass slides and 3-inch silicon
wafers. Base pressure was less than 2*1 06 Torr. Target
to-substrate distance was 6 cm. Figures 1 and 2 illustrate
the experimental setup.
Figure 1: CVC-601 Schematic, Side View
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Figure 2: CVC-601 Schematic, Top View
Holder
Films were sputtered in an oxygen argon
ambient. Samples were not rotated throughout the
chamber, but were held stationary over the target.
Chamber pressure could not be controlled directly, so gas
flows were varied, keeping the throttle valve in the fully
closed position during sputtering. Prior to each
experimental run, the target was cleaned by pre-sputtering
in a pure argon ambient at a power of 300W for a
minimum of five minutes, continuing until the resulting
potential and current stabilized. Target cleaning was
followed by a pre-sputter using the gas flows and power
the current experiment called for in order to condition the
target. This step continued a minimum of five minutes,
also continuing until the resulting potential and current
stabilized.
An initial screening experiment was run to
determine a process window for further optimization.
Gas flow settings for argon and oxygen were varied to
provide a window encompassing both transparent,
insulating, oxygen-rich films and opaque, conducting,
oxygen-deficient films. Oxygen flows ranged from 11 to
17 sccms and argon flows ranged from 240 to 280 sccms,
providing a chamber pressure between I * 1 O~ and 5 * 1 O~
Torr. Chamber pressure, measured with a Piranhi gauge,
was monitored as an extraneous variable. DC Power
ranged from 200 to 300 watts using a state-of-the-art ENI
RPG-50 DC Plasma Generator. From these settings a
central composite experimental design with star points
was created which required 17 experimental runs, of
which three were center points to test process
repeatability.
Measured responses included film resistivity,
measured with a four-point probe on films deposited over
glass slides. Refractive index was obtained from
ellipsometric measurements of ITO films on bare silicon.
Film thickness was measured by ellipsometry along with
fringe interference counting. Transmission was measured
at g-line by irradiating a photoradiometer from a GCA g
line (436 nm) stepper with a plain glass slide and the
ITO-coated glass slide and comparing the detected
irradiance. Spectral plots were obtained from a Perkin
Elmer UVIVIS Lambda 11 Spectrometer, background
corrected for air.
Following characterization of as-sputtered films
selected films were annealed on a hot plate in air at
250 C for 10 minutes. The films were then re-measured
to provide post-anneal characteristics.
III. RESULTS AND DISCUSSION
The original designed experiment showed poor
repeatability from run to run as well as low statistical
correlation. This is attributed largely to variations in
chamber conditions given the same experimental
parameters. For a constant gas flow rate of 240 sccms
argon and 11 sccms oxygen, pressure readings varied
from 3.6 mTorr to 7 mTorr, a 51 percent variation in a
parameter critical to the process. Possible explanations
for this variation include using the mass flow controls
near their maximum and minimum flow specifications
leading to inaccurate gas flows, vacuum leaks, mass flow
controller failure, Piranhi gauge failure, or throttle valve
variations.
Several general trends in film performance were
evident with adequate statistical significance, however.
Figures 3 and 4 show how films of low oxygen content
tended to display metallic properties of low resistivity and
low optical transmittance, much like the alloyed target
from which they were sputtered, while films of high
oxygen content tended to display glass-like properties,
exhibiting high optical transmittance and high electrical
resistivity.
Figure 3: Transmission as a Function of Gas Flows
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Figure 4: Resistivity as a Function of Gas Flows
The measured responses index of refraction and
deposition rate each showed a slight correlation with gas
flow rates at a DC power setting of 300W, depicted in
figures 5 and 6. Statistical significance of these responses
at other power settings for these variables was minimal.
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Figure 5: Index of Refraction as a Function of Gas Flows
at 300W DC Power
As expected. index of refraction tends to vary
over the selected process window between 1.9 and 2.1,
typical values for index of refraction measurements for
ITO films. Deposition rate tends to increase as oxygen
flow decreases, indicating that at higher oxygen flows a
dielectric layer of oxygen-rich indium tin oxide is
forming a capacitive layer over the indium tin target,
reducing the sputtering rate. Lower oxygen flows tend to
produce more conductive films and therefore a higher
deposition rate is realized. A trend toward higher
deposition rates with a lower argon flow is also visible
and may be attributed to a higher sputter pressure causing
increased scattering of the deposited material due to an
increase in collisions.4
~i~2 13.4 146 ‘~-i58
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Figure 6: Deposition Rate as a Function of Gas Flows at
300W DC Power
Annealing of the oxygen-rich glass films in air
showed no significant effects on either transmission or
resistivity. Annealing of the oxygen-deficient metallic
films showed a profound shift upward in the transmission
characteristics of the films over the visible wavelengths as
shown in Figures 7 and 8 combined with a further
decrease in resistivity. The increase in transmission is
partially attributed to further incorporation of oxygen into
the film combined with an increase in film crystallinity.
The increase in conductivity is attributed to an increase in
carrier mobility, also a result of improved crystallization.5
Figure 7: Transmission vs. Wavelength for Selected Films
By sputter depositing films in the oxygen-
deficient state and annealing them in air for 10 minutes at
250 C, thin ITO films of high visible transmittance and
low resistivity with an index of refraction near 2.1 and
deposition rates of greater than 150 Aimin were
repeatably obtained. Typical characteristics for a film
deposited as described are presented in table 1.
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Figure 8: Transmission vs. Wavelength for Annealed ITO
Film, Corrected for Glass Substrate
Parameter Value
Argon flow (sccm) 240
Oxygen flow (sccm) 1 1
DC Power (W) 300
Anneal temperature (C) 250
Anneal time (mm.) 10
Film thickness (Angstroms) 2011
Sheet resistance (ohms sq) 87
Resistivity (ohm-cm) 0.00 175
Index of refraction 2.128
Avg. Trans. [400-700 nm], corrected for 76.0
glass substrate (° o)
Table 1: Typical Annealed ITO Film Process Parameters
and Characteristics
bipolar pulsed DC process, insulators on the target are
sputtered faster than the base material in a process called
preferential sputtering, eliminating target poisoning and
increasing film quality and deposition rate.6
V. ACKNOWLEDGEMENTS
I would like to express my gratitude to Dr.
Michael Jackson and Dr. Santosh Kurinec for their
advisement and encouragement, and also acknowledge
the assistance of John Guida, Karl Hirschman, Bud
Langley, Clay Reynolds, Dr. Bruce Smith, and Lena
Zavyalova.
VI. REFERENCES
R.B. Goldner eta!., “Electrochromic Behavior in ITO
and Related Oxides,” Applied Optics, 24, 2283
(1985).
2 K.L. Chopra, S. Major and D.K. Pandya, Thin Solid
Films, 102, (1983).
T. Coutts, Transparent Conducting Oxides: Their
Science, Fabrication, Properties and Applications,
Short Course Executive Committee of the American
Vacuum Society, p.1-7, (1996).
P. Infante, Characterization ofDC Reactive Sputtered




A process for sputter deposition of transparent
conducting thin films of ITO was developed. Films
demonstrated resistivity in the 2*10.3 Q-cm range at a
thickness of approximately 2000 A with an index of
refraction near 2.1 and deposition rates over 150 A/mm.
Average transmission over the visible spectrum, when
deposited on a glass slide, approached 7O0o. Due to
equipment variability, an anneal step is required for
satisfactory film performance.
Further investigation of CVC-601 gas flow and
pressure control is recommended, as is optimization of
the anneal process. Future work may also include
development of an asymmetric bipolar pulsed DC
reactive sputtering process utilizing the capabilities of the
state-of-the-art ENI RPG-50 DC Plasma Generator
currently installed on the CVC-601 equipment. This
technology allows for high quality, high rate reactive
deposition from metallic targets. Using an asymmetric
6 J~ Sellers, Asymmetric Bipolar Pulsed DC - The
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Abstract — A methodology was arrived at for the
design of an inorganic bottom antireflective coating
(BARC). The design methodology consisted of four
parts. First, a material compatible with IC processing
was chosen. Second, simulation was performed to
determine the optimum optical properties of the
material, where the materials extinction coefficient,
and film thickness were varied to produce zero
substrate reflectivity. Third, the stochiometry of the
material was varied through experimentation to
produce a film with the index of refraction and
extinction coefficient as close as possible to the
simulation results. Fourth, the results of step three
were used in simulation to re-determine the film
thickness required to produce zero reflectivity at the
substrate. The methodology was implemented and a
SixNy BARC was designed for RIT’s G-Line (436nm)
process. The applicability of the design method to any
exposure wavelength is demonstrated by designing an
I-Line BARC concurrently. The film conformality of
organic and inorganic BARCs were compared.
I. INTRODUCTION
As the semiconductor industry continues its
drive towards higher and higher packing densities,
manufacturers are continuously confronted with new and
interesting challenges. These challenges have presented
themselves not as theoretical barriers or physical
limitations, but as high volume manufacturing issues. For
instance, it has been demonstrated that devices on the
order of SOnm can be created under laboratory conditions,
but the feasibility of manufacturing these devices cost
effectively and in high volumes has yet to be determined.
One area that has drawn significant attention in
recent years is photolithography. Although exotic
technologies exist to define patterns well into the deep
sub-micrometer regime, the cost associated with these
advanced technologies, due to capital investment and
throughput issues, is staggering. It is no wonder then that
a large amount of resource has been expended in
extending the lifetime of conventional lithographic
technologies.
One common way of doing this is through the
use of a Bottom Anti-Reflective Coating (BARC).
Currently, the most commonly employed
lithographic strategies involve the projection of
electromagnetic radiation onto photosensitive materials,
using step and repeat systems. These systems, called
steppers, are tailored to expose photoresists at the specific
wavelengths to which they are sensitive. A BARC is a
thin layer of some reflection suppressing material
deposited between a photoresist and its underlying layer
(substrate). It is designed to absorb light that penetrates
through the resist and is usually tailored to the specific
wavelength of the exposing radiation. It is important that
any penetrating light be absorbed because a certain
percentage of light incident on an interface or topographic
feature will be reflected. This is extremely undesirable,
especially when imaging critical layers such as
polysilicon gates, due to its severe impact on pattern
resolution.
BARCs have been used to enhance pattern
resolution for many years in the IC industry.
Traditionally, BARCs have been organic compositions
that are generally easy to design, easy to apply, and can
eliminate reflections entirely. Unfortunately, as device
dimensions are scaled into the deep sub-micrometer
regime, these types of BARCs can no longer perform to
the increasingly stringent requirements placed on them.
This is mostly due to the fact that organic BARCs are
applied via a spin-coat method that causes variation in the
films’ thickness across a wafer. Currently, the best spin-
coat processes boast variations of around ±50A.
Unfortunately, a difference of 50 A can increase
reflectivity by several percent and it is commonly
understood that reflectivity must remain below 1% for
linewidth control, especially when imaging critical layers
such as at poiy gate definition.
It is because of these thickness variations that
other solutions are becoming the focus of considerable
attention, the most promising of which are inorganic
BARCs. Inorganic BARCs differ from organic BARCs in
that they can be sputtered or CVD deposited onto a wafer,
both of which are conformal depositions. This eliminates
the thickness variation effects of organic BARCs. In
general, inorganic BARCs are also cleaner films and in
some cases can be left behind after processing. Although
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they suffer from longer throughput times and require
more expensive deposition equipment, they are more than
adequate as a replacement for conventional organic
BARCS in the deep sub-micrometer regime.
This report details the design of an inorganic
BARC. The design is shown to be a straightforward
exercise using the Prolith® lithography simulator, an
ellipsometer with WVASE32 interpretive software, a
PerkinElmer spetrophotometer, and a PerkinElmer 2400
Sputerer. Although the process is developed for G-line
(436nm) technology, an i-line (365nm) equivalent is
developed to demonstrate the versatility of this design
process. The conformality of films are qualitatively
compared between organic and inorganic compositions.
II. THEORY
Reflections from the resist/substrate interface can have
multiple consequences, including linewidth variation and
notched or uneven profiles. Figure I demonstrates the
various mechanisms by which reflections occur.
The main reflection phenomenon of interest is the
production of standing waves in the photoresist layer.
These standing waves occur as reflected light interferes
either constructively or destructively with incoming
radiation, causing a periodic intensity distribution within
the film. During exposure of the photoresist, the lateral
intensity variations in a projected image must compete
with the vertical intensity standing wave variation. During
subsequent development of the exposed photoresist film,
the development action rapidly proceeds laterally along
constructive interference nodes, while it is slowly
proceeding vertically through the destructive interference
nodes.’ Thus, standing waves will have an effect on edge
profile and linewidths. Figure 2 shows a resist line that
was produced by disabling the post-exposure bake in
RIT’s standard lithography process. The standing wave
intensity profile is clearly discernable along the lines’
sidewalls.
The problems particularly associated with
imaging on topographical structures include resist
thickness variations due to the spin-coat process over
steps, standing wave interference, and scattered light
reflections, all of which cause exposure variations within
the resist film. BARC under a resist film eliminates the
discordant effects of resist thickness variations and
reflections.’
Figure 3 shows a resist line that was processed
identically to the one in Figure 2, except that it was
patterned on top of an organic BARC, Brewer® XLT.
Notice the complete lack of a standing wave profile. In
general, the addition of a BARC facilitates the
suppression of substrate reflections which leads to
improved resolution. Also, a focal depth improvement
and an increase in aberration tolerance will occur.
Figure 2: Standing
Wave
The design of a BARC considers three basic parameters.
These are the index of refraction, the extinction
coefficient, and the film’s thickness.
The conventional ontical equation;
(1)
is a real expression. When considering a materials
property the complex quality described by its absorbance
must also be taken into account. The complex index of
refraction is;
*ik (2)
where k is the materials extinction coefficient. The
extinction coefficient is determined from a materials
absorbance (a) as;
a = —LN(Trans.) = ~ (3)
-
~O5335 e.3r~ X5.9~ 5. I~
/ .~J•
Figure 3: Resist Line
Over BARC
Figure 1: Film and Topographic Reflections
V
Veter, A: The Design of An Inorganic BARC 15th Annual Microelectronic Engineering Conference, 1997
Therefore, the common equation for reflectivity is
modified and can be expressed as;
R (fll—fl2)2 +k2
(fll+fl2)2 +k2
Where ni is the index of refraction for a photoresist and
n2 is the index of refraction for an underlying film.”
A BARC is designed so that any light
penetrating through the resist is transmitted mto the
BARC where it is completely absorbed. The conundrum
is that for zero reflectance at the resist/BARC interface,
the extinction coefficient must be zero. Obviously, a
balance must be struck. Conventional spin-on BARCs
utilize very low extinction coefficients on the order of .25
and rely on the relative thickness of the film (.—2000A) to
completely attenuate transmitted light. The design of an
inorganic BARC, however, is complicated by the fact that
their thicknesses are in the 200A to 900A range. Another
method of ensuring a minimum reflectance, other than
attenuation, must be achieved. For an inorganic, or as it is
often described, dielectric BARC, the other method is
total phase shift cancellation11. Any light that enters the
BARC must be reflected with equal amplitude but
opposite phase from the BARC substrate interface.
Therefore, a properly designed inorganic BARC requires
that a balance is achieved between the index of refraction
(n), the extinction coefficient (k), and the film thickness
(t).
Obviously, for phase cancellation the uniformity
of the thin film thickness is paramount. Figure four and
five demonstrate the conformality of a spin-coat BARC
and a sputtered BARC respectively.
III. DESIGN
The design of an inorganic BARC is a very
straightforward procedure once the theory is understood.
The design developed in this report consists of four parts.
First, a material compatible with IC processing is
chosen. The material of choice for this experiment was an
SixNy composition. Si3N4 is the common film used in
LOCOS isolation and deposited films of these types are
fairly well known. Further, these films are easily formed
by simply varying the nitrogen flow of a silicon sputterer,
such as the PE2400 of this report. Second, simulation is
performed to determine the optimum optical properties of
the material, where the materials extinction coefficient
and film thickness are varied to produce zero substrate
reflectivity. Varying all three factors would unduly
complicate the simulation and n is initially assumed to be
invariant at 2.1. This is allowable, as a wide variety of n-k
combinations will achieve the desired result of 0
reflectivity, the only affect being a change in the
appropriate film thickness range. Therefore, the initial
focus is on obtaining an acceptable extinction coefficient.
The simulator of choice at RIT is Prolith® by Chris
Mack. Figure 6 and 7 were generated from the Prolith®
simulator.
Third, the stochiometry of the material is varied
through experimentation to produce a film with an
extinction coefficient within the acceptable range
determined through simulation. The only factor varied for
this design was the nitrogen flow during the silicon
sputter deposition. Evaluation of the films optical
characteristics was performed using the WVASE®
software, which is an optical data analysis tool used in
conjunction with any optical data-producing tool. In this
case, an ellipsometer was used as the data producer.
When using an ellipsometer, the experimental data
obtained must be fit to a model, with the fit parameters
providing the desired information”. WVASE® is a
particularly powerful tool in extracting optical properties.
Fourth, the results of step three are used in
simulation to re-determine the film thickness required to
produce zero reflectivity at the substrate.
IV. DATA AND RESULTS
The initial simulation showed that there was a
fairly large range of acceptable extinction coefficients.
The range for both G and I line is taken to be —.3 to .8.
Although extinction coefficients below .3 are useable, the
film thickness necessary quickly becomes very large. The
.3 value is taken relatively arbitrarily. For a specific
process, acceptable film thickness ranges should be well
known and explicit.
Experimentation was performed by sputtering
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extracted using the WVASE32 and the measurements
showing the least error are shown in Table 1. These films











Table 1: Experimental Optical
Constants
It is important to note that the sputter conditions
between the two samples cannot be compared because the
sputterer underwent extensive repair between runs.
Once the optical parameters were extracted, the
values were used in simulation to re-determine the film
thickness required to produce zero reflectivity at the
substrate. Figure 6 and 7 are the results of that
simulation.
The simulation demonstrates essentially zero
substrate reflectivity at discrete film thicknesses. Table 2
contains these values and the range in which the substrate
reflectivities remain below 1%.
IV. CONCLUSION
The design of inorganic BARC was shown to be
a straightforward exercise. Four steps were proposed for
the design, including the selection of an appropriate
material, initial simulation to determine the range of
usable extinction coefficients, experimentation, and
finally re-simulation using optical parameters extracted
from experimentation. Both a G-Line and I-line BARC of
SixNy composition were designed using these steps.
V. ACKNOWLEDGEMENT
The author wishes to acknowledge Dr. Bruce
Smith for his technical guidance and Dr. Santosh Kurinec
for her support.
‘RIT Document Title ARC.MEM, VAXD, Account
KHHEMC, Directory EMCR575
11Smith, Bruce W., Principles of Microlithography
111Bencher Ngai, Roman, Lian, Vuong, “Dielectric
antireflective coatings for DUV lithography” Solid State
Technology, p.109, March 1997
IV J~ A. Woollam Co., “A Short Course in Ellipsometry”,
Guide To Using WVASE32TM
Andrew Veter received his
B.S. degree from the
Rochester Institute of
Technology in 1997. He is
currently employed by Digital
Equipment Corporation in
Hudson, MA, where he is a




Table 2: BARC Thickness
Range
:
Figure 6: C-Line Figure 7: I-Line
BARC THICKNESS RANGE
(For Zero Substrate Reflecthiity)
510-370 I 450-290
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Abstract - As device geometries shrink, new
illumination sources will be needed to obtain practical
resolution. The krypton fluoride (KrF) excimer laser
(248nm) is capable of 0.30 ~.tm resolution with
conventional illumination methods. A weak
quadrupole off-axis illumination technique combines
the advantages of two-beam imaging (off-axis
illumination), and three-beam imaging (conventional
illumination). This allows for the advantage of
increased Depth-of-Focus (DOF) without the
degradation of isolated patterns. This method is
suitable for use with an attenuated phase shift mask
(APSM) which also enhances resolution and DOF.
1. INTRODUCTION
The 248-nm Krypton Fluoride (KrF) excimer laser is
a good candidate for the next generation of sub-quarter
micron semiconductor devices. The practical resolution
and DOF needed to obtain the required lithography can be
achieved using these enhancement techniques. Weak
quadrupole off-axis illumination (OAI) and APSM are the
techniques used in conjunction for this preliminary study.
This research involves simulating these techniques on
Prolith 2 (Finle Technologies) with a 2D mask containing
0.19 ~.tm features (k 0.4). This study is done as a
precursor to fabricating a weak quadrupole OAI aperture
to be used in a KrF GCA ISI stepper.
II. OFF AXIS ILLUMINATION
A mask object is illuminated obliquely so that the
fundamental (Oth) and first diffraction orders coincide and
are distributed symmetrically in the projection lens pupil
on either side of the optical axis as shown in Fig. 1 (two-
beam imaging). This results in the possibility of
resolution doubling and a theoretically infmite DOF.
Typically, features in integrated circuits are limited to
horizontal and vertical orientation therefore a quadrupole
OAI scheme is implemented where illumination from the
four poles are optimal for these features as shown in Fig.
2. Another OAI technique involves a ring or annular
illumination scheme which could deliver illumination at
all angles but power would be lost since all information





Fig. 1. Off-axis illumination, the zero and first diffraction orders
coincide in the lens pupil.
wouldn’t be used for imaging. The quadrupole technique
enhances DOF and resolution for dense features but
degrades them for isolated features.
Fig. 2. Quadrupole illumination scheme.
Mask
The weak quadrupole OAI allows for illumination to
pass through the center of the aperture which provides the
benefit of conventional illumination (3 beam imaging).
This technique allows for the minimal degradation of
isolated features.
Objective Lens
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The acenter controls the DOF for vertical and
horizontal features of dense patterns. The oriole controls
the relative light intensity that is transmitted at the center
of the aperture which in turn controls the resolution
performance for isolated patterns. The aperture was
designed on an IC layout tool (Mentor Graphics Corp.).
The light intensity was varied by changing the density of
the patterns, which consisted of 50 by 50 pim squares, the
































III. ATTENUATED PHASE SHIFT MASK
The APSM is composed of a partially transmissive
material (usually 5 - 15°o) which gives a it phase shift. It
replaces the nontransparent chrome material. This
technique uses constructive and destructive interference
to improve both DOF and resolution. Fig. 4. shows the
resulting aerial image intensity which is delivered to the
wafer.
normal incident light I I I I
Pi phase ohift relat ye L.j..J I L........J L.....J L.j..J I LJ




atwater ~\ /~\i[’\/ ~
—____________________________________
Intensity ~
at wafer .,1 \ /\ ,/\ /
The combination technique yields the largest DOF
for both dense and isolated features. Resolution obtained
for dense features is optimal and comparative for isolated
features.
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The weak quadrupole OAI aperture was designed
optimizing certain design conditions under specific
constraints: the KrF GCA/ISI stepper has a amax Of 0.74,
the relative light intensity at the center of the aperture is
required to be 20 ~3O0
Sigma center - 0.
S S
IV. CONCLUSION
These techniques when combined enhance the
resolution and DOF. The DOF was calculated using a -
1000 CD spec at zero defocus. The DOF was calculated
using image CD vs. Focal position as simulate on
Prolithl2. In all simulated cases, a mask bias would be
necessary to obtain the required CD of 1 .9pim (k1=O.4).
The metric used for resolution is the image-log slope
(ILS) which is the change in the natural log intensity by
the change in distance: öln(x) ~x.
I
0
Fig. 4. Attenuated Phase Shift Mask.
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Abstract- A normal binary chrome mask is
designed with optical proximity correction
features to test their effect on the lithographic
image formed. A significant image improvement is
seen due to the addition of the OPC features.
I. INTRODUCTION
Photolithography is one of the most importantprocesses in Int grated Circuit (IC)
manufacturing driving the scaling of CMOS
technology. The continuing drive for higher
performance integrated circuits at a lower cost
requires continued reductions in the size of features
that can be resolved by the lithographic process.
When the features to be resolved are of a size
comparable to the exposure wavelength, optical
proximity effects (OPE) severely limit the process
window. Off Axis Illumination (OAI) and PSM’s,
while improving the stepper depth of focus, do not
correct for optical proximity effects.
Optical Proximity Effects (OPE) are caused by
optical diffraction patterns of adjacent features
interacting with one another to produce pattern
dependent CD variations leading to edge
degradation’s, line end rounding and shortening,
reduced pattern fidelity at corners and CD offsets
between isolated and densely packed line CD’s.6
Optical Proximity Correction (OPC) is a relatively
economical method of lithographic resolution
enhancement compared to methods like Phase Shift
Masking (PSM) etc. It involves the addition of sub
resolution features like serifs and scattering/anti-
scattering bars to and around the dense and isolated
features to enhance the lithographic image on the
wafer.
Aerial image plots help explain how line features
with the same drawn width can print with different
resist CD’s . The common assumption is that for any
chosen threshold level, an isolated line has a wider
aerial image profile than a densely packed one, so the
isolated line can be expected to print with a larger
CD than the denser one. 1
In order to CD control, two other OPE issues arise on
the mask and gate layers : line end shortening and
intersection “pull-back”. Both result from the corner
rounding effect.’
Benefits of OPC include enhancements in DOF, CD
uniformity & resolution. An improvement in
consistency over exposure and processing conditions.
Extending “best-case” resolution to all features and
increases contact and via resolution beyond the
resolution limit for exposure tool and a reduction in
“rounding” or Critical Shape errors (CSE) on Poly
lines in logic chips with VLSI+ integration.
without OPC






In this experiment, a normal binary chrome mask was
designed with different lithographic features : lines,
spaces, contacts and dense lines spaces. The features
were repeated with varying degrees of proximity
correction. The correction feature CD’s are varying





Fig. I Aerial Image comparison
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The correction ratios ranged from A 4 to ~6. In
addition, lithographic simulations were done using
Prolithl2 software to determine the minimum Critical
Shape Error (C SE) for each of the features with and
without the proximity correction.
Fig.2 OPC Mask designed for the experiment
The mask was designed with the following proximity
features serifs and scattering bars.
A serif pattern is the unprinting size pattern added to the
corner of an original pattern. ““ It suppresses the corner
rounding caused by the lack of resolution performance of
a lithography exposure system.
Fig 3 Contact feature with senfs
Scattering bars are sub-resolution chrome features which
are applied mainly to clear field masks.23’4 The purpose of
scattering bars is to improve the image intensity level and
the aerial image contrast. This is similar to the large DOF
that dense lines space features achieved with Off Axis
Illumination (OAI) and it permits the use of these feature
for contact feature enhancement. Combining serifs and
scattering bars dramatically improves the printability of
contact features.
The precise shape of the proximity correction features
does not matter, only the size and position are relevant.
The ideal placement of the contact feature is offset from
the corner, overlapping the main feature by about one
thirds of the serif s edge. Similarly, different sized
scattering bars can be placed at different distances from
the features to create different images.
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Fig.4 Aerial images due to serif features placed at different
positions on contact images.
The mask was written on a MEBES 1 e-beam system
using a spot size of 0.25 j.tm and a 10 nc beam current
with a 10 kV beam. The beam current was not sufficient
to write the mask with the scattering bars in place
therefore the mask was written without the scattering bars
and only the serifs.
The mask was then exposed using a GCA 6700 g-line
stepper with a 0.29 NA and a a of 0.68 onto wafers using
positive photoresist.
III. RESULTS
The images showed a distinct improvement after
proximity correction features were added.
In the simulation results the features with proximity
correction showed a marked enhancement in the aerial
image over the non-proximity features. The contacts,
lines and elbow features all showed an intensity increase.
Fig 5. 0.8 ~m line without OPC features on left and with OPC
features on right.
As seen in the image of a 0.8 ~im line above, there is
significant rounding at the edges when there are no OPC
features. When the OPC features are added, the rounding
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Fig.7 0.8 ~m elbow features without OPC (left) and with OPC
(right)
Similarly, the image enhancements extended to the
contact and elbow features (Fig.7) as well. This was
reflected in the Critical Shape Errors as well after running
the simulations of Prolith.
Average Critical Shape Error’s
As seen above, the critical shape errors improved for
features with OPC. This means less rounding and
thinning of the features.
IV. CoNcLusioNs
Drawing conclusions from the experiment, resolution was
enhanced for all features : contacts, elbows and lines.
The line shortening and rounding errors were lessened.
The addition of OPC features to the elbows resulted in an
increase image intensity at the elbow joint. This means
that in a poiy line, the pattern will develop in the OPC
feature, while in the non OPC feature, it wont develop
and will essentially be an open circuit.
There was a big decrease in the CSE for each feature
which translates into a better and higher definition
lithographic image.
(a) Contact Mask (b) Anti-Contact Mask
Non-OPC Features
Features 0.6 ~m 0.8 ~im
Contacts 73 1 nm 64.6 nm
Lines 57.4 nm 52.6 nm
Elbows 55.9 nm 48.4 nm
Fig.8 Simulation CSE results
OPC Features
0.6 ~m 0.8 im
64.1 nm 55.4 nm
46.1 nm 43.7 nm
36.2 nm 29.5 nm
b 4.
~tZZ
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The best proximity correction was obtained at a serif size
of A 4 for the contacts and lines. For the elbows, it was a
?J6 serif that resulted in the best image.
For future work, the mask could be designed with a
greater variation of OPC features ranging in size from A 2
to A/8. This will entail writing the mask on a higher
definition e-beam tool. Also OPC effects can be
calculated in conjunction with other image enhancement
technologies such as OAI and Attenuated PSM.
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Abstract — The technique of spectroscopic
ellipsometry was employed to study the effects of
residual solvents in chemically amplified photoresists
on the dissolution characteristics and optical constants
of the spin-cast film. Ellipsometric measurements
were made for resist films with no bake, with soft
bakes, and with both soft bakes and post-exposure
bakes, at various baking temperatures. Exposures of
these films were performed using a KrF excimer laser
(248 nm) with a beam splitter lens element to increase
the exposure area. To increase the accuracy of the
experimental data, measurements were made at three
different angles over a sampling wavelength range of
200 nm to 800 nm. Resist thickness and optical
parameters (n and k) were extracted by fitting the
experimental data to a theoretical model.
I. INTRODUCTION
The performance of a photoresist can be characterized
by the dissolution rate as a function of exposure.
Traditionally, the dissolution rate of the polymer film can
only be determined experimentally by measuring the
weight or thickness loss as a function of the time in which
the resist is submerged in a solvent [1]. Such an approach
is complicated by the presence of laterally distributed
solvents in the resist, where excess solvent concentration
constitutes higher dissolution rate and lower thermal
dimensional stability [2, 3]. Since solvent evaporation is
higher at the top of the resist film than at the bottom, it
can be inferred that the dissolution kinetics of the resist
polymer is highest at the top of the coated film and the
different development rates could lead to process
concerns such as variations in CD measurements and
glass transition temperature (Tg). This project employed
the technique of spectroscopic ellipsometry to determine
such effects for a Poly(t-Boc) Styrene chemically
amplified photoresist at various baking intervals. The
residual solvent concentration is thus controlled by the
magnitude of these baking intervals.
IA. Variable Angle Spectroscopic Ellipsometry
Ellipsometry is a non-destructive optical technique used
to obtain accurate and reliable measurements of thin
films. As the linearly polarized light reflects off the
surface of a sample, it becomes elliptically polarized. The
instrument measures the phase change of the reflected
light, or the shape of the elliptically polarized light,
relative to the incident linearly polarized light.
Ellipsometry thus measures the ratio of the Freshnel
reflection coefficients for in-plane (R.,,) to the out-of-plane




where changes in z~ (delta) and qi (psi) relate to the
relative phase and amplitude of the reflected light,
respectively.
Unlike traditional ellipsometry which measures at only
one angle and wavelength, variable angle spectroscopic
ellipsometry (VASE), as its name implies, measures at
multiple angles over a spectrum of wavelengths (Figure
I). This is particularly advantageous since reflected light
behaves differently at various wavelengths and angles of
incidence. Furthermore, since the best combination of
wavelength and angle depends on the sample structure,
VASE can measure a wide range of materials [4].
Waveleneth 200 cm . 800 nm
(ellipticall5 polarized)
P-component
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lB. Interferometry
Interferometry is an effective tool for determining resist
development parameters. This technique is based on the
principle that when two monochromatic (or nearly
monochromatic) light is reflected off two parallel
surfaces, interference between the reflected beams will
produce an amplitude modulation [5]. The modulation
produced is dependent on the phase difference of the
reflected beams; that is, beams from the resist-developer
interface and the resist-substrate interface. The
modulation of the reflected beam is dependent on this
phase difference, which, in return, is dependent on the
thickness of the photoresist. Thus, as the resist develops,
the modulation weakens progressively until all the resist
is developed away.
II. EXPERIMENTAL
The resist used in this study was a Poly(t-Boc) Styrene
chemically amplified resist with triphenylsulfonium
hexafluroantimonate as the photo acid generator (Shipley
UVIII). Refractive index measurements were made after
the soft bake, or the post-apply bake (PAB), and again
after flood exposure with 248 nm radiation followed by
the post apply bake. In addition, a reference sample with
no bake was also measured. Each baking intervals had a
nomial baking temperature of 130 °C, with 15 C
deviations, as illustrated by Table I below.
Baking interval Temperature(s) in °C
PAB only 115, 130, 145
PAB, Exposure, and PEB 115, 130, 145
No Bake NA
Table 1: Baking intervals and temperatures
Flood exposures were performed with a KrF excimer
laser with a nomial dose of 50 mJ cm2 at an operating
frequency of 50 Hz. In order to maximize the exposure
field, a beam splitter lens element was utilized.
For the interferometry set-up, a HeNe laser with an
output wavelength of 6,328 A was used as the light
source. This light was directed to the photodector via a
bifricated fiber optic cable. Once the wafer and cable
assembly was submerged in the developer solution, the
resist began to develop. The signal from the detector was
then transferred to a plotter which displayed the
amplitude modulation as the resist develops.
III. RESULTS AND DISCUSSION
The effects of baking had a significant impact on the
refractive index (n) and the extinction coefficient (k) of
the resist. In particular, the refractive index appeared to
baseline between 1.5 and 1.55 for increasing wavelength
when baked as oppose to a steady decreasing trend with
no bake , as shown in Figure 2. However, the effects of
baking temperatures did not seem to effect the refractive
index much as variations between these runs were
minimal. The refractive index first appeared to decrease
with increasing baking temperature, but then the trend
stopped, suggesting that all the solvents had been driven
out of the resist and thus the film became densified,
preventing further changes in “n.”
Figure 2: Refractive index measurements after the post-
apply bake.
The effects of baking also had a dramatic effect on the
extinction coefficient of the resist (Figure 3). With no
bake, there was a strong absorption (k = 0.35) near 280
nm, a region relatively close to the exposing wavelength.
However, all three soft bake temperatures suppressed the
absorption sinature to a value close to 0.05, a 860o
reduction in absorption. This characteristic is highly
desirable since that the polymer should be as transparent
as possible at the exposing (or near) wavelength in order
to transfer the maximum number of photons to the photo
acid generator component of the resist, which is
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Figure 3: Extinction coefficient measurements after the
post-apply bake
responsible for initiating the deprotection process upon
exposure.
The additional post-exposure bake following flood
exposure revealed a refractive index characteristic very
similar to that with only the PAB baking level.
Refractive index values also baselined between 1.5 and
1.55 for increasing wavelength. The absorption
signature, however, lowered with the additional bake and
exposure (Figure 4). A reduction as much as 250o was
observed at the measuring wavelength of 220 nm with
extra baking. It is also interesting to note that, like the
previous plots with only the PAB, differences in baking
temperature did not cause variations in both “n” and “k”
measurements.
A. With PAB only B. With PAB. exposure,
and PEB
The dissolution study was the most difficult part of this
project. No amplitude modulation was observed for both
exposed and unexposed resists in the interferometric
measurements. Numerous attempts were made to
overcome this difficulty, but results are still pending.
Developers of different normality concentration were also
used in the study, but it appears that while the exposed
resist developed too rapidly in the developer, the
unexposed resist developed much too slowly.
IV. CONCLUSION AND FUTURE WORK
This project demonstrated the effectiveness of variable
angle spectroscopic ellipsometry in determining the
effects of baking on the performance of a photoresist. By
fitting the experimental data to a theoretical model,
optical parameters of the resist were able to be extracted.
It was learned that while baking had a significant impact
on both the refractive index and extinction coefficient
parameters of the resist, variations in baking temperatures
do not. Without bake, there was a strong absorption
signature near 280 nm, a region close to the exposure
wavelength of 248 nm. However, with baking, at any
interval and any magnitude, the absorption trace was
greatly suppressed.
Future work might include investigating alternative
ways to measure the development parameters of the resist.
Once the dissolution data is obtained, then a empirical
model can be derived using the data collected thus far to
arrive at an expression that describes the dissolution
characteristics of the resist at any given time during
development.
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Figure 4: Effects of the additional post-exposure bake on
VI. REFERENCES
[1] S. Wolf and R. N. Tauber, “Silicon Process for the
VLSI Era,” Vol. 1, Lattice Press, pp. 119 - 120,
1987the
Chan M: Spectroscopic Ellipsometry 15th Annual Microelectronic Engineering Conference, 1997
[2] B. T. Beauchemm and C. E. Ebersole, “The
Influence of Retained and Absorbed Solvent on
Novolak and Resist Film Dissolution and Thermal
Behaviour,” SPIE Vol. 2195, PP. 610 - 623
[3] L. Pain, C. Comec, C. Rosilio, and P. J. Paniez,
“Free Volume Variations During Exposure and PEB
of DUV Positive Resists: Effect on Dissolution
Properties,” SPIE Vol. 2724, p. 107
[4] J. N. Hilfiker and R. A. Synowicki, “Spectroscopic
Ellipsometry for Process Applications,” Reprints
from Solid State Technology, October 1996
[5] Laboratory Notes, “Interferometric Techniques for
Determining Development Rate Parameters in a
Positive Photoresist,” Department of Microelectonic
Engineering, Rochester Institute of Technology,
Rochester, NY 14623
